

MILITARY DATA SHEET

MNLM139-X REV 0A0

Original Creation Date: 09/13/95 Last Update Date: 06/28/96 Last Major Revision Date: 09/13/95

LOW POWER LOW OFFSET VOLTAGE QUAD COMPARATORS

General Description

The LM139 consists of four independent precision voltage comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and the time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139 was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic-where the low power drain of the LM139 is a distinct advantage over standard comparators.

Industry Part Number	NS Part Numbers
LM139	LM139E/883 LM139F-MLS LM139J/883
Prime Die	LM139W-MLS LM139W/883
LM139F	LM139WG/883

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp	Description	Temp ($^{\circ}$ C)
1 2 3 4 5 6 7 8A 8B 9 10 11	Static tests at Static tests at Dynamic tests at Dynamic tests at Dynamic tests at Functional tests at Functional tests at Functional tests at Switching tests at Switching tests at	+25 +125 -55 +25 +125 -55 +25 +125 -55 +25 +125 -55

Features

-	Wide	supply	voltage	range
---	------	--------	---------	-------

- 2Vdc to 36Vdc or \pm 1Vdc to \pm 18Vdc
- Very low supply current drain (0.8mA) independent of supply voltage
- Low input biasing current 25nA
- Low input offset current <u>±</u>5nA
- and offset voltage <u>+</u>3mV
- Input common-mode voltage range includes GND
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage 250mV at 4mA
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

(Absolute Maximum Ratings)	
Supply Voltage, V+	36 Vdc or <u>+</u> 18 Vdc
Differential Input Voltage (Note 5)	36 Vdc
Input Voltage	-0.3 Vdc to +36 Vdc
Input Current (Vin < -0.3 Vdc) (Note 6)	50mA
Power Dissipation (Note 2, 3)	John
LCC CERDIP CERPACK CERAMIC S.O.I.C.	1250mW 1200mW 680mW 680mW
Output Short-Circuit to GND (Note 4)	Continuous
Maximum Junction Temperature	150 C
Storage Temperature Range	-65 C to +150 C
Lead Temperature (Soldering, 10 seconds)	260 C
Operating Temperature Range Thermal Resistance	-55 C to +125 C
ThetaJA LCC (Still Air) (500LF/Min Air flow) CERDIP (Still Air) (S00LF/Min Air flow) CERPACK (Still Air) (S00LF/Min Air flow) CERAMIC S.O.I.C. (Still Air) (S00LF/Min Air flow) ThetaJC LCC CERDIP CERPACK CERAMIC S.O.I.C. ESD Tolerance	100 C/W 73 C/W 103 C/W 65 C/W 183 C/W 120 C/W 120 C/W 28 C/W 23 C/W 23 C/W 23 C/W
(Note 7)	600V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade

Note 2: Maximum power dissipation must be derated at elevated temperatures and is dictated by Tjmax (maximum junction temperature), ThetaJA (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is Pdmax = (Tjmax - TA)/ThetaJA or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: The low bias dissipation and the ON-OFF characteristic of the outputs keeps the chip dissipation very small (Pd \leq 100mW), provided the output transistors are allowed to saturate.

Note 4: Short circuits from the output to V+ can cause excessive heating and eventual destruction. When considering short to ground, the maximum output current is approximately 20mA independent of the magnitude of V+.

(Continued)

- Note 5: Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains witin the common-mode range, the comparator will provide a proper output state. The low input voltge state must not be less than -3.0 Vdc (or 0.3 Vdc below the magnitude of the negative power supply, if used) (at 25 C). Note 6: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and there are input diode clamps. In
- transistors becoming forward biased and therby acting as input diode clamps. In addition to the diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3 Vdc (at 25 C).
- Note 7: Human body model, 1.5K Ohms in series with 100pF.

Electrical Characteristics

DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: V+ = 5V, Vcm = 0

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
Icc Supp	Supply Current	Rl = Infinity				2	mA	1, 2, 3
		V+ = 30V, Rl = Infinity				2	mA	1, 2, 3
Vio	Input Offset Voltage	V+ = 30V			-5	5	mV	1
	Voltage				-9	9	mV	2, 3
		V+ = 30V, Vcm = 28.5V			-5	5	mV	1
		V+ = 30V, Vcm = 28.0V			-9	9	mV	2, 3
					-5	5	mV	1
					-9	9	mV	2, 3
CMRR	Common Mode Rejection Ratio	V+ = 30V, Vcm = 0V to 28.5V			60		dB	1
PSRR	Power Supply Rejection Ratio	V+ = 5V to 30V			60		dB	1
+Ibias Input Bias Current		Vo = 1.5V			-100	-1	nA	1
	Currenc				-300	-1	nA	2, 3
-Ibias Input Bi Current	Input Bias	Vo = 1.5V			-100	-1	nA	1
					-300	-1	nA	2, 3
Iio Input Offset Current	Vo = 1.5V			-25	25	nA	1	
				-100	100	nA	2, 3	
Icex	Output Leakage Current	V+ = 30V, Vo = 30V				1	uA	1, 2, 3
Isink	Output Sink Current	Vo = 1.5V			6		mA	1
Vsat Saturation Voltage		Isink = 4mA				400	mV	1
	Voitage					700	mV	2, 3
Av	Voltage Gain	V+ = 15V, Rl \geq 15K Ohms, Vin = 1V to 11V			50		V/mV	1
	Common Mode Voltage Range	V+ = 30V	1		0	V+ - 1.5	V	1
			1		0	V+ - 2.0	V	2, 3
Vdiff	Differential Input Voltage	V+ = 30V, Vdiff = 36V	2			500	nA	1, 2, 3

Electrical Characteristics

AC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.) AC: V+ = 5V

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
tRLH	Response Time	Vod = 5mV				5	uS	9
		Vod = 50mV				.8	uS	9
tRHL	Response Time	Vod = 5mV				2.5	uS	9
		Vod = 50mV				.8	uS	9

Note 1: Parameter guaranteed by Vio tests. Note 2: Vdiff is measured by applying +36V/-36V, with reference to gnd, to the two inputs.

Graphics and Diagrams

GRAPHICS#	DESCRIPTION	
E20ARE	LDLESS CHIP CARRIER, TYPE C 20 TERMINAL(P/P DWG)	
J14ARH	CERDIP (J), 14 LEAD (P/P DWG)	
W14BRN	CERPAC (W), 14 LEAD (P/P DWG)	
WG14ARB	CERAMIC SOIC (WG), 14LD (P/P DWG)	

See attached graphics following this page.







