

MICROCIRCUIT DATA SHEET

MDLF198-X REV 0A0

Original Creation Date: 06/21/95 Last Update Date: 03/17/97 Last Major Revision Date: 06/21/95

MONOLITHIC SAMPLE AND HOLD

General Description

The LF198 is a monolithic sample-and-hold circuit which utilizes BI-FET technology to obtain ultra-high dc accuracy with fast acquisition of signal and low droop rate. Operating as a unity gain follower, dc gain accuracy is 0.002% typical and acquisition time is as low as 6us to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin, and does not degrade input offset drift. The wide bandwidth allows the LF198 to be included inside the feedback loop of 1 MHz op amps without having stability problems. Input impedance of 10[10] Ohms allows high source impedances to be used without degrading accuracy.

P-channel junction FET's are combined with bipolar devices in the output amplifier to give droop rates as low as 5mV/min with a luF hold capacitor. The JFETs have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities. The overall design guarantees no feed-through from input to ouput in the hold mode, even for input signals equal to the supply voltages.

Industry Part Number

NS Part Numbers

LF198H-SMD*

LF198

Prime Die

LF198

Controlling Document

5962-8760801GA*

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp	Description	Temp	(°C)
1 2 3 4 5 6 7 8 8 8 8 9 10 11	Static tests at Static tests at Dynamic tests at Dynamic tests at Dynamic tests at Functional tests at Functional tests at Functional tests at Switching tests at Switching tests at	+25 +125 -55 +25 +125 -55 +25 +25 +25 +25 +25 +125 -55	

Features

- Operates from $\pm 5V$ to $\pm 18V$ supplies.
- Less than 10 uS aquisition time.
- TTL, PMOS, CMOS compatible logic input.
- 0.5 mV typical hold step at Ch = 0.01 uF.
- Low input offset.
- 0.002% gain accuracy.
- Low output noise in hold mode.
- Input characteristics do not change during hold mode.
- High supply rejection ratio in sample or hold.
- Wide bandwidth.

Logic inputs on the LF198 are fully differential with low input current, allowing direct connection to TTL, PMOS, and CMOS, Differential threshold is 1.4V. The LF198 will operate from \pm 5V to \pm 18V supplies.

(Absolute Maximum Ratings)

Supply Voltage <u>+</u>18V Power Dissipation (Note 2) (Package Limitation) 500mW Operating Ambient Temperature Range -55 C to +125 C Maximum Junction Temperature 150 C Storage Temperature Range -65 C to +150 C Input Voltage Equal to Supply Voltage Logic to Logic Reference Differential Voltage (Note 3) +7V, -30V Output Short Circuit Duration Indefinite Hold Capacitor Short Circuit Duration 10 sec. Lead Temperature (Soldering, 10 seconds) 260 C Thermal Resistance ThetaJA Metal Can Pkg (Still Air @ 0.5W) 160 C/W (500LF/Min Air flow @ 0.5W) 84 C/W ThetaJC Metal Can Pkg 48 C/W

- Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
 Note 2: The maximum power dissipation must be derated at elevated temperatures and is
- Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by Tjmax (maximum junction temperature), ThetaJA (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is Pdmax = (Tjmax - TA)/ThetaJA or the number given in the Absolute Maximum Ratings, whichever is lower.
- Note 3: Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2V below the positive supply and 3V above the negative supply.

DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: Vcc = $\pm 15V$, Rl = 10K, Vin = 0V, Chold = 0.01uF, Logic Reference Pin = 0V, Logic Pin = 4V

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
Icc+	Positive Supply	+Vcc = 15V, -Vcc = -15V				5.5	mA	1, 2
	Current					6.5	mA	3
		+Vcc = 18V, $-$ Vcc = $-18V$, Mode = "Sample"				5.5	mA	1, 2
		node – Dampie				6.5	mA	3
		+Vcc = 18V, -Vcc = -18V, Mode = "Hold"				5.5	mA	1, 2
						6.5	mA	3
Icc-	Negative Supply Current	+Vcc = 15V, -Vcc = -15V			-5.5		mA	1, 2
					-6.5		mA	3
		+Vcc = 18V, -Vcc = -18V, Mode = "Sample"			-5.5		mA	1, 2
		Lione Dampie			-6.5		mA	3
		+Vcc = 18V, -Vcc = -18V, Mode = "Hold"			-5.5		mA	1, 2
					-6.5		mA	3
Vos	Input Offset Voltage	+Vcc = 3V, $-Vcc = -7V$			-3	3	mV	1
					-5	5	mV	2, 3
		+Vcc = 15V, -Vcc = -15V			-3	3	mV	1
					-5	5	mV	2, 3
		+Vcc = 3.5V, -Vcc = -26.5V			-3	3	mV	1
					-5	5	mV	2, 3
		+Vcc = 18V, -Vcc = -18V			-3	3	mV	1
					-5	5	mV	2, 3
		+Vcc = 3.5V, -Vcc = -32.5V			-3	3	mV	1
					-5	5	mV	2, 3
		+Vcc = 26.5V, -Vcc = 3.5V			-3	3	mV	1
					-5	5	mV	2, 3
		+Vcc = 32.5V, $-Vcc = -3.5V$, Logic = 2.5V			-3	3	mV	1
					-5	5	mV	2, 3
		+Vcc = 7V, $-$ Vcc = $-$ 3V			-3	3	mV	1
					-5	5	mV	2, 3

DC PARAMETERS(Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: Vcc = $\pm 15V$, Rl = 10K, Vin = 0V, Chold = 0.01uF, Logic Reference Pin = 0V, Logic Pin = 4V

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
Ib	Input Bias	+Vcc = 3V, -Vcc = -7V			-25	25	nA	1
	Current				-75	75	nA	2, 3
		+Vcc = 15V, -Vcc = -15V			-25	25	nA	1
					-75	75	nA	2, 3
		+Vcc = 3.5V, -Vcc = -32.5V			-25	25	nA	1
					-75	75	nA	2, 3
		+Vcc = 32.5V, -Vcc = -3.5V			-25	25	nA	1
					-75	75	nA	2, 3
		+Vcc = 7V, -Vcc = -3V			-25	25	nA	1
					-75	75	nA	2, 3
<pre>Ileak(CAP)</pre>	Leakage Current	+Vcc = 3V, -Vcc = -7V			-100	100	рА	1
	Capacitor	+Vcc = 3.5V, -Vcc = -32.5V			-100	100	рА	1
		+Vcc = 32.5V, -Vcc = -3.5V			-100	100	рА	1
		+Vcc = 7V, -Vcc = -3V			-100	100	рА	1
Vhs	Hold Step	+Vcc = 15V -Vcc = -15V			-2	2	mV	1
					-5.6	5.6	mV	2, 3
		+Vcc = 3.5V, -Vcc = -26.5V			-2.5	2.5	mV	1
					-5.6	5.6	mV	2, 3
		+Vcc = 26.5V, -Vcc = -3.5V			-2.5	2.5	mV	1
					-5.6	5.6	mV	2, 3
Ae	Gain Error	+Vcc = 7V, $-$ Vcc = $-$ 3V				0.02	olo	1
						0.06	olo	2, 3
		+Vcc = 3.5V, -Vcc = -26.5V				0.005	olo	1
						0.02	8	2, 3
		+Vcc = 32.5V, -Vcc = -3.5V				0.005	00	1
						0.06	8	2, 3
		+Vcc = 26.5V, -Vcc = -3.5V				0.005	8	1
						0.02	8	2, 3

DC PARAMETERS(Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: Vcc = $\pm 15V$, Rl = 10K, Vin = 0V, Chold = 0.01uF, Logic Reference Pin = 0V, Logic Pin = 4V

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
Zi	Input Impedance	+Vcc = 8V, -Vcc = -28V			10		GOhm	1
					0.8		GOhm	2, 3
		+Vcc = 28V, -Vcc = -8V			10		GOhm	1
					0.8		GOhm	2, 3
Zo	Output Impedance	+Vcc = 18V, -Vcc = -18V				2	Ohm	1
						4	Ohm	2, 3
Icharge	Capacitor	+Vcc = 8V, -Vcc = -28V			-25	-4.5	mA	1
	charging current				-25	-3	mA	2, 3
		+Vcc = 28V, -Vcc = -8V			4.5	25	mA	1
					3	25	mA	2, 3
Logic	Logic Pin Current	+Vcc = 18V, -Vcc = -18V, Mode = "Sample", Logic = 7V				10	uA	1, 2, 3
		+Vcc = 18V, -Vcc = -18V, Mode = "Hold", Logic = -30V				1	uA	1
						0.5	uA	2, 3
Vos	Input Offset Voltage	+Vcc = 15V, -Vcc = -15V, IDRIVE = +1mA			-3.5	3.5	mV	1
	, or ough				-6	6	mV	2, 3
Delta Vos	Input Offset Voltage	+Vcc = $15V$, -Vcc = $-15V$, IDRIVE = $+1mA$ to $-1mA$			-1.1	1.1	mV	1
					-2	2	mV	2, 3
Ios+	Output Short Circuit Current	+Vcc = 18V, -Vcc = -18V			7	20	mA	1
Ios-	Output Short Circuit Current	+Vcc = 18V, -Vcc = -18V			-25	7	mA	1
Ilogicref	Logic Reference	+Vcc = 18V, $-$ Vcc = $-18V$,			-1	1	uA	1
					-0.5	5	uA	2, 3
		+Vcc = 18V, -Vcc = -18V, Mode = "Hold", Logic = -30V				10	uA	1, 2, 3
PSRR	Power Supply Rejection Ratio	+Vcc = 10V, -Vcc = -15V			80		dB	1
					74		dB	2, 3
		+Vcc = 15V, -Vcc = -10V			80		dB	1
					74		dB	2, 3

DC PARAMETERS (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: Vcc = $\pm 15V$, Rl = 10K, Vin = 0V, Chold = 0.01uF, Logic Reference Pin = 0V, Logic Pin = 4V

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
FTRR	Feedthrough Rejection Ratio	+Vcc = 3.5V, -Vcc = -32.5V			86		dB	1
					74		dB	2, 3
		+Vcc = 32.5V, -Vcc = -3.5V			86		dB	1
					74		dB	2, 3
Vth	Differential Logic Level		1		0.8	2.4	V	1
Vos(2nd	2nd Stage Vos	+Vcc = 3.5V, -Vcc = -32.5V			-35	+35	mV	1
					-50	+50	mV	2, 3
		+Vcc = 3V, $-Vcc = -7V$			-35	+35	mV	1
					-50	+50	mV	2, 3
		+Vcc = 32.5V, -Vcc = -3.5V			-35	+35	mV	1
					-50	+50	mV	2, 3
		+Vcc = 7V, $-Vcc = -3V$			-35	+35	mV	1
					-50	+50	mV	2, 3

AC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.) AC: Vcc = $\pm 15V$, Rl = 10K, Vin = 0V, Chold = 0.01uF, Logic Reference Pin = 0V, Logic Pin = 4V

Таq	Acquisition Time	Delta Vout = 10V, Chold = 1000pF		6	uS	4
		Chold = 0.01uF		25	uS	4

Note 1: Parameter tested go-no-go only.