CMOS 8-Bit Microcontroller TMP87CM39N/F, TMP87CP39N/F, TMP87CS39N/F

The TMP87CM39/P39/S39 are the high-speed and high-performance 8-bit single chip microcomputers. These MCU contain CPU core, ROM, RAM, input/output ports, six multi-function timer/counters, serial bus interface, on-screen display, PWM outputs, 8-bit A/D converter, remote control signal preprocessor, and two clock generators on a chip.

| Part No. | ROM | RAM | Package | OTP |
|--------------|-----------|----------|---|--------------------------|
| TMP87CM39N/F | 32 Kbytes | 1 Kbytes | | |
| TMP87CP39N/F | 48 Kbytes | 2 Kbytes | P-SDIP64-750-1.78 P-QFP64-1420-1.00A | TMP87PS39N TMP87PS39F |
| TMP87CS39N/F | 60 Kbytes | 2 KDytes | | |

Features

- 8-bit single chip microcomputer TLCS-870 Series
- Instruction execution time: 0.5 μs (at 8 MHz), 122 μs (at 32.768 kHz)
- ♦ 412 basic instructions
 - Multiplication and Division (8 bits \times 8 bits, 16 bits \div 8 bits)
 - Bit manipulations (Set/Clear/Complement/Move/Test/Exclusive or)
 - 16-bit data operations
 - 1-byte jump/subroutine-call (Short relative jump/Vector call)
- 15 interrupt sources (External: 6, Internal: 9)
- All sources have independent latches each, and nested interrupt control is available.
- 4 edge-selectable external interrupts with noise reject
- High-speed task switching by register bank changeover
- Program Corrective Function
- 8 Input/Output ports (55 pins)
 - High current output: 4 pins (typ. 20 mA)
- Two 16-bit Timer/Counters
 - Timer, Event counter, Programmable pulse generator output, Pulse width measurement, External trigger timer, Window modes

• The information contained herein is subject to change without notice.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer,
when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid
situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to
property.

property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.. The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal treatment effect equipment industrial robotics domestic applications, etc.). These TOSHIBA products are

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc... Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.

TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law
and regulations.

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.





Purchase of TOSHIBA I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

- Two 8-bit Timer/Counters
 - Timer, Event counter, Capture (Pulse width/duty measurement) modes
- Time Base Timer (Interrupt frequency: 1 Hz to 16 kHz)
- Divider output function (frequency: 1 kHz to 8 kHz)
- ♦ Watchdog Timer
 - Interrupt source/reset output (programmable)
- Serial Bus Interface
 - I²C-bus, 8-bit SIO modes Selectable two I/O channels
- On-screen display circuit
 - Character patterns: 256 characters
 - Characters displayed: 24 columns \times 12 lines
 - Composition: 14×18 dots
 - Size of character: 3 kinds (line by line)
 - Color of character: 8 kinds (character by character)
 - Variable display position: Horizontal 128 steps, Vertical 256 steps
 - Fringing, Smoothing function
- DA conversion (Pulse Width Modulation) outputs
 - 14-bit resolution (1 channel)
- 7-bit resolution (9 channels)
- 8-bit successive approximate type AD converter with sample and hold
 - 8 analog inputs
 - Conversion time: 23 µs at 8 MHz
- Remote control signal preprocessor
- Jitter Elimination
- Dual clock operation
 - Single/Dual-clock mode (option)
- Five Power saving operating modes
- STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/high-impedance.
- SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
- IDLE1 mode: CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.
- IDLE2 mode: CPU stops, and Peripherals operate using high and low frequency clock. Release by interrupts.
- SLEEP mode: CPU stops, and Peripherals operate using low-frequency clock. Release by interrupts.
- Wide operating voltage: 2.7 to 5.5 V at 32.768 kHz, 4.5 to 5.5 V at 8 MHz
- Emulation Pod: BM87CS39N0A

Pin Assignments (Top View)





Pin Function

| Pin Name | Input/Output | I | unction | | |
|-----------------------------|----------------------|---|--|-------------------------------|--|
| P07 to P00 | I/O | Two 8-bit programmable input/output | | | |
| P17, P16 | I/O | ports (tri-state). | | | |
| P15 (TC2) | I/O (Input) | | Timer/Counter 2 input | | |
| P14 (PPG) | | Each bit of these ports can be individually configured as an input or an output under | Programmable pulse | generator output | |
| P13 (DVO) | I/O (Output) | software control. | Divider output | | |
| P12 (INT2/TC1) | | During reset, all bits are configured as inputs. | External interrupt inpu | t 2 or Timer/Counter 1 input | |
| P11 (INT1) | I/O (Input) | When used as a divider output or a PPG | External interrupt inpu | t 1 | |
| P10 (INTO) | | output, the latch must be set to "1". | External interrupt inpu | t 0 | |
| P22 (XTOUT) | I/O (Output) | | Resonator connectin | g pins (32.768 kHz). For | |
| P21 (XTIN) | | 3-bit input/output port with latch. When used as an input port, the latch | inputting external cloc is opened. | k, XTIN is used and XTOUT | |
| P20 (INT5 / STOP) | I/O (Input) | must be set to "1". | External interrupt inpu signal input | ut 5 or STOP mode release | |
| P36 (SCK0) | I/O (I/O) | | SIO serial clock input/ | output 0 | |
| P35 (SDA0/SO0) | I/O (I/O/Output) | 7-bit input/output port with latch. | I ² Cbus serial data inp output 0 | out/output or SIO serial data | |
| P34 (SCL0/SI0) | I/O (I/O/Input) | When used as an input port, a serial bus interface input/output, a timer/counter | l ² Cbus serial clock input/output or SIO serial data input 0 | | |
| P33 (TC4) | | input, a remote control signal preprocessor input, or an external | Timer/Counter 4 input | | |
| P32 (INT4) | I/O (Input) | interrupt input, the latch must be set to | External interrupt inpu | t 4 | |
| P31 (TC3) | | "1". | Timer/Counter 3 input | | |
| P30 (INT3/RXIN) | I/O (Input/Input) | | External interrupt input 3 or remote control signal preprocessor input | | |
| P47 (| | 8-bit programable input/output port (tri-state). Each bit of this port can be individually configured as an input or an | 7-bit DA conversion (F | PWM) outputs | |
| P40 (PWM0) | I/O (Output) | output under software control. During reset, all bits are configured as inputs. When used as a PWM output, the latch must be set to "1". | 14-bit DA conversion | (PWM) output | |
| P57 (AIN5) to P52 (AIN0) | I/O (Input) | 8-bit programable input/output port (tri-state). | AD converter analog i | nputs | |
| P51 (PWM9) | I/O (Output) | Each bit of this port can be individually configured as an input or an output under software control. | 7-bit DA conversion (F | 2WM) outputs | |
| P50 (PWM8) | i/O (Output) | When used as an input port, analog input, or a PWM output, the latch must be set to "1". | | www.outputs | |
| P67 (Y/BL) | | 8-bit programable input/output port (P67 to P64: tri-state, P63 to P60: High current | Focus signal output or signal output | Background blanking control | |
| P66 (B) | I/O (Output) | output). Each bit of this port can be | | | |
| P65 (G) | | individually configured as an input or an | RGB outputs | | |
| P64 (R) | | output under software control. During reset, all bits are configured as inputs. | | | |
| P63 | VO | When used as the R, G, B, Y/BL outputs | | | |
| P62 (CSOUT) | I/O | of on-screen display circuit, each bit of the | High current outputs | Test video signal output | |
| P61 (AIN7) | I/O (Input) | P6 port data selection register (bits 7 to 4 | | AD converter analog inputs | |
| P60 (AIN6) | | in address 0F91H) must be set to "1". | | | |

| Pin Name | Input/Output | Function | | | |
|----------------|---------------------|--|--|--|--|
| P74 (SCK1) | I/O (I/O) | | SIO serial clock input/output 1 | | |
| P73 (SDA1/SO1) | I/O (I/O/Output) | 5-bit input/output port with latch. When used as an input port, a serial bus | I ² Cbus serial data input/output or SIO serial data output 1 | | |
| P72 (SCL1/SI1) | I/O (I/O/Input) | interface input/output, or a vertical synchronous signal input and horizontal synchronous signal input, the latch must | I ² Cbus serial data input/output or SIO serial data input 1 | | |
| P71 (VD) | I/O (Input) | be set to "1". | Vertical synchronous signal input | | |
| P70 (HD) | I/O (Input) | | Horizontal synchronous signal input | | |
| OSC1, OSC2 | Input, Output | Resonator connecting pins for on-screen of | display circuitry. | | |
| XIN, XOUT | Input, Output | Resonator connecting pins. For inputting e | external clock, XIN is used and XOUT is opened. | | |
| RESET | I/O | Reset signal input or watchdog timer output/address-trap- reset output/system-clock-re output. | | | |
| TEST | Input | Test pin for out-going test. Be tied to low. | | | |
| VDD, VSS | Power supply | +5 V, 0 V (GND) | | | |

Operational Description

1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer.

This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64 Kbytes of memory. Figure 1.1.1 shows the memory address maps of the TMP87CM39/P39/S39. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.





Figure 1.1.1 Memory Address Map





Electrical Characteristics

Absolute Maximum Ratings

 $(V_{SS} = 0 V)$

| Parameter | Symbol | Pins | Rating | Unit | |
|---------------------------------|---------------------|--|-------------------------------|------|--|
| Supply voltage | V _{DD} | | -0.3 to 6.5 | | |
| Input voltage | V _{IN} | | -0.3 to V _{DD} + 0.3 | V | |
| Output voltage | V _{OUT1} | | -0.3 to V _{DD} + 0.3 | | |
| Output current (Per 1 pin) | I _{OUT1} | Ports P0, P1, P2, P3, P4, P5, P64 to P67, P7 | 3.2 | - mA | |
| | I _{OUT2} | Ports P60 to P63 | 30 | | |
| Output current (Total) | Σ I _{OUT1} | Ports P0, P1, P2, P3, P4, P5, P64 to P67, P7 | 120 | IIIA | |
| | Σ I _{OUT2} | Ports P60 to P63 | 120 | 1 | |
| Power dissipation [Topr = 70°C] | PD | | 600 | mW | |
| Soldering temperature (time) | T _{sld} | | 260 (10 s) | | |
| Storage temperature | T _{stg} | | -55 to 125 | °C | |
| Operating temperature | T _{opr} | | -30 to 70 | | |

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions

 $(V_{SS} = 0 V, Topr = -30 \text{ to } 70^{\circ}C)$

| Parameter | Symbol | Pins | Conditions | | Min | Max | Unit |
|--------------------------------|------------------|-------------------------|---|---------------------------------|----------------------|---|------|
| | f | | fc = 8 MHz mode | | 4.5 | | |
| | | | | IDLE1, 2 mode | | | |
| Supply voltage | V _{DD} | | fs = 32.768 | SLOW mode | 2.7 | 5.5 | |
| | | | kHz | SLEEP mode | 2.1 | | |
| | | | | STOP mode | 2.0 | | |
| | V _{IH1} | Except hysteresis input | $V_{DD} \ge 4.5 V$ | | $V_{DD} \times 0.70$ | | V |
| Input high voltage | V _{IH2} | Hysteresis input | | | $V_{DD} \times 0.75$ | V _{DD} | |
| | V _{IH3} | | V_{DD} < 4.5 V | | $V_{DD} \times 0.90$ | | |
| | V _{IL1} | Except hysteresis input | V _{DD} ≥ 4.5 V | | | $V_{DD} \times 0.30$ | |
| Input low voltage | V _{IL2} | Hysteresis input | VDD ≥ 4.5 V | | 0 | $V_{DD} \times 0.25$ | |
| | V _{IH3} | | V_{DD} < 4.5 V | | | $V_{DD} 	imes 0.01$ | |
| | fc | XIN, XOUT | $V_{DD} = 4.5$ to | 5.5 V | 4.0 | 8.0 | |
| Clock frequency f _C | face | OSC1, OSC2 | Normal freque $(FORS = 0, V_I)$ | ency mode DD = 4.5 to 5.5 V) | 4.0 | $\begin{array}{l} f_{OSC} \leq fc \times \\ 1.2 \leq 8.0 \end{array}$ | MHz |
| | fosc | 0301, 0302 | Double frequency mode (FORS = 1, V _{DD} = 4.5 to 5.5 V) | | 2.0 | $\begin{array}{c} f_{OSC} \leq fc \times \\ 0.6 \leq 4.0 \end{array}$ | |
| | fs | XTIN, XTOUT | | | 30.0 | 34.0 | kHz |

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

- Note 2: Clock frequency fc; The condition of supply voltage range is the value in NORMAL 1/2 mode and IDLE 1/2 mode.
- Note 3: When using test video signal circuit, high frequency must be 8 MHz.
- Note 4: When the OSD circuit is used, the supply voltage must be from 4.5 V to 5.5 V.

| DC C | haracteristics |
|------|----------------|
|------|----------------|

(V_{SS} = 0 V, Topr = -30 to 70° C)

| Parameter | Symbol | Pins | Conditions | Min | Тур. | Max | Unit |
|-------------------------------------|------------------|--|---|-----|------|-----|------|
| Hysteresis voltage | V _{HS} | Hysteresis inputs | | - | 0.9 | - | V |
| | I _{IN1} | TEST | $V_{DD}=5.5$ V, $V_{IN}=5.5$ V/0 V | - | _ | ±2 | |
| Input current | I _{IN2} | Open drain ports | $V_{DD}=5.5$ V, $V_{IN}=5.5$ V/0 V | - | - | ±2 | μA |
| input current | I _{IN3} | Tri-state ports | $V_{DD}=5.5$ V, $V_{IN}=5.5$ V/0 V | - | - | ±2 | μΑ |
| | I _{IN4} | RESET, STOP | $V_{DD}=5.5~\text{V},~V_{IN}=5.5~\text{V/0}~\text{V}$ | - | - | ±2 | |
| Input resistance | R _{IN2} | RESET | | | 220 | 450 | kΩ |
| Output leakage | I _{LO1} | Sink open drain ports | $V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V}$ | - | - | 2 | μA |
| current | I _{LO2} | Tri-state ports | $V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V/0 V}$ | - | - | ±2 | μΑ |
| Output high voltage | V _{OH2} | Tri-state ports | $V_{DD} = 4.5 \text{ V}, \ I_{OH} = -0.7 \text{ mA}$ | 4.1 | - | - | |
| Output low voltage | V _{OL} | Except XOUT, OSC2 and ports P63 to P60 | | | _ | 0.4 | V |
| Output low current | I _{OL3} | Ports P63 to P60 | $V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$ | - | 20 | - | |
| Supply current in NORMAL 1, 2 modes | | | $V_{DD} = 5.5 V$ fc = 8 MHz | - | 13 | 20 | mA |
| Supply current in IDLE 1, 2 modes | | | fs = 32.768 kHz V _{IN} = 5.3 V/0.2 V | - | 6.5 | 10 | |
| Supply current in SLOW mode | I _{DD} | | V _{DD} = 3.0 V fs = 32.768 kHz | - | 30 | 70 | |
| Supply current in SLEEP mode | | | $V_{IN} = 2.8 \text{ V}/0.2 \text{ V}$ | _ | 15 | 35 | μA |
| Supply current in STOP mode | | | $V_{DD} = 5.5 V$ $V_{IN} = 5.3 V/0.2 V$ | - | 0.5 | 10 | |

Note 1: Typical values show those at Topr = 25°C, V_{DD} = 5 V.

Note 2: Input Current I_{IN1} , I_{IN4} ; The current through pull-up or pull-down resistor is not included.

Note 3: Supply Current I_{DD}; The current (Typ. 0.5 mA) through ladder resistors of ADC is included in NORMAL mode and IDLE mode.

AD Conversion Characteristics

(V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, Topr = -30 to $70^\circ C)$

| Parameter | Symbol | Conditions | Min | Тур. | Max | Unit |
|--|-------------------|-------------------------------------|-----------------|-----------------|-----------------|------|
| Apples reference voltage V _{DD} | | Supplied from V _{DD} pin | - | V _{DD} | - | |
| Analog reference voltage | V _{SS} | Supplied from V _{SS} pin | - | 0 | 0 | |
| Analog reference voltage range | ΔV_{AREF} | = V _{DD} - V _{SS} | - | V _{DD} | - | V |
| Analog input voltage | V _{AIN} | | V _{SS} | - | V _{DD} | |
| Nonlinearity error | | | - | - | ±1 | |
| Zero point error | | | - | - | ±2 | LSB |
| Full scale error | | V _{DD} = 4.5 to 5.5 V | _ | - | ±2 | LOB |
| Total error | |] | _ | - | ±3 | |

```
AC Characteristics
```


(V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, Topr = -30 to $70^\circ C)$

| Parameter | Symbol | Conditions | Min | Тур. | Max | Unit |
|------------------------------|------------------|------------------------------|-------|------|-------|------|
| | | In NORMAL1, 2 modes | 0.5 | | 1.0 | |
| Machine cycle time | + | In IDLE1, 2 modes | 0.5 | Ι | 1.0 | μS |
| | t _{cy} | In SLOW mode | 117.6 | | 133.3 | |
| | | In SLEEP mode | 117.0 | _ | 133.3 | |
| High-level clock pulse width | twch | For external clock operation | 62.5 | | | 20 |
| Low-level clock pulse width | t _{WCL} | (XIN input), fc = 8 MHz | 02.5 | _ | _ | ns |
| Low-level clock pulse width | twsH | For external clock operation | 147 | | | |
| Low-level clock pulse width | t _{WSL} | (XTIN input), fs = 32.768kHz | 14.7 | _ | _ | μS |

Recommended Oscillating Conditions

(V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, Topr = -30 to 70° C)

| Demonster | Ossillatar | Oscillation | | Recommended Constant | | |
|----------------------------|----------------------|-------------|------------------------|----------------------|----------------|--|
| Parameter | Oscillator | Frequency | Recommended Oscillator | C ₁ | C ₂ | |
| | | 8 MHz | KYOCERA KBR8.0M | | | |
| | Ceramic resonator | 0 1011 12 | | - 30 pF | 30 pF | |
| | | 4 MHz | KYOCERA KBR4.0MS | | 50 pi | |
| High-frequency oscillation | | | MURATA CSA4.00MG | | | |
| | Ominatal an aillatan | 8 MHz | TOYOCOM 210B 8.0000 | 20 pE | 20 pE | |
| | Crystal oscillator | 4 MHz | TOYOCOM 204B 4.0000 | 20 pF | 20 pF | |
| OSD | LC resonator | 8 MHz | TOKO A285TNIS-11695 | | | |
| USD | | 7 MHz | TOKO TBEKSES-30375FBY | _ | _ | |
| Low-frequency oscillation | Crystal oscillator | 32.768 kHz | NDK MX-38T | 15 pF | 15 pF | |



Note 1: On our OSD circuit, the horizontal display start position is determined by counting the clock from LC oscillator. So, the unstable start of oscillation after the rising edge of Horizontal Sync. Signal will be cause the OSD distortion.

Generally, smaller C and larger L make clearer wave form at the beginning of oscillation.

We recommend that the value of LC oscillator should be equal and bigger than 33 $\mu\text{H}.$

- Note 2: To keep reliable operation, shield the device electrically with the metal plate on its package mold surface against the high electric field, for example, be CRT (Cathode Ray Tube).
- Note 3: The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change.

For up-to-date information, please refer to the following URL:

http://www.murata.co.jp/search/index.html