# **TOSHIBA**

TOSHIBA Original CMOS 16-Bit Microcontroller

# TLCS-900/L1 Series

TMP91FY12A

**TOSHIBA CORPORATION** 

#### **Preface**

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

#### \*\*CAUTION\*\*

#### How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts =  $(\overline{\text{NMI}}, \text{INT0 to 4, INTRTC})$  which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of fFPH) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

# CMOS 16-Bit Microcontrollers TMP91FY12AF

#### Outline and Features

TMP91FY12AF is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment.

TMP91FY12AF comes in a 100-pin flat package.

Listed below are the features.

- (1) High-speed 16-bit CPU (900/L1 CPU)
  - Instruction mnemonics are upward-compatible with TLCS-90/900
  - 16 Mbytes of linear address space
  - General-purpose registers and register banks
  - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
  - Micro DMA: 4 channels (1.0 μs/2 bytes at 16 MHz)
- (2) Minimum instruction execution time: 148 ns (at 27 MHz)
- (3) Built-in RAM: 4 Kbytes

Built-in ROM: 256 Kbytes Flash memory

2 Kbytes mask ROM (used for booting)

- (4) External memory expansion
  - Expandable up to 16 Mbytes (shared program/data area)
  - Can simultaneously support 8-/16-bit width external data bus
    - · · · Dynamic data bus sizing
- (5) 8-bit timers: 8 channels
- (6) 16-bit timer/event counter: 2 channels
- (7) General-purpose serial interface: 2 channels
  - UART/Synchronous mode: 2 channels
  - IrDA ver 1.0 (115.2 kbps) supported: 1 channel

030519EBP1

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
  can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer,
  when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid
  situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to
  property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law
  and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.



Purchase of TOSHIBA I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

91FY12A-1 2003-05-21

- (8) Serial bus interface: 1 channel
  - I<sup>2</sup>C bus mode/clock synchronous select mode
- (9) 10-bit AD converter (sample-hold circuit is built in): 8 channels
- (10) Watchdog timer
- (11) Timer for real-time clock (RTC)
- (12) Chip Select/Wait controller: 4 channels
- (13) Interrupts: 45 interrupts
  - 9 CPU interrupts: Software interrupt instruction and illegal instruction
  - 26 internal interrupts: 7-level priority can be set.
  - 10 external interrupts: 7-level priority can be set.
- (14) Input/output ports: 81 pins
- (15) Standby function

Three Halt modes: Idle2 (programmable), Idle1, Stop

- (16) Triple-clock controller
  - Clock Doubler (DFM)
  - Clock Gear (fc to fc/16)
  - Slow mode (fs = 32.768 kHz)
- (17) Operating voltage
  - $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V (fc max} = 27 \text{ MHz)}$
- (18) Package
  - 100-pin QFP: P-QFP100-1414-0.50E




Figure 1.1 TMP91FY12AF Block Diagram

# 2. Pin Assignment and Pin Functions

The assignment of input/output pins for the TMP91FY12AF, their names and functions are as follows:

# 2.1 Pin Assignment Diagram

Figure 2.1.1 shows the pin assignment of the TMP91FY12AF.




Figure 2.1.1 Pin assignment diagram (100-pin QFP)

# 2.2 Pin Names and Functions

The names of the input/output pins and their functions are described below. Table  $2.2.1\ \mathrm{Pin}$  names and functions.

Table 2.2.1 Pin names and functions (1/3)

Pin Name	Number of Pins	I/O	Functions
P00 to P07	8	I/O	Port 0: I/O port that allows I/O to be selected at the bit level
AD0 to AD7		Tri-state	Address and data (lower): Bits 0 to 7 of address and data bus
P10 to P17	8	I/O	Port 1: I/O port that allows I/O to be selected at the bit level
AD8 to AD15		Tri-state	Address and data (upper): Bits 8 to 15 for address and data bus
A8 to A15		Output	Address: Bits 8 to 15 of address bus
P20 to P27	8	I/O	Port 2: I/O port that allows I/O to be selected at the bit level
			(with pull-down resistor)
A0 to A7		Output	Address: Bits 0 to 7 of address bus
A16 to A23		Output	Address: Bits 16 to 23 of address bus
P30	1	Output	Port 30: Output port
RD		Output	Read: Strobe signal for reading external memory
P31	1	Output	Port 31: Output port
WR		Output	Write: Strobe signal for writing data to pins AD0 to AD7
P32	1	I/O	Port 32: I/O port (with pull-up resistor)
HWR		Output	High Write: Strobe signal for writing data to pins AD8 to AD15
P33	1	I/O	Port 33: I/O port (with pull-up resistor)
WAIT		Input	Wait: Pin used to request CPU bus wait
P34	1	I/O	Port 34: I/O port (with pull-up resistor)
BUSRQ		Input	Bus Request: Signal used to request Bus Release
P35	1	I/O	Port 35: I/O port (with pull-up resistor)
BUSAK		Output	Bus Acknowledge: Signal used to acknowledge Bus Release
P36	1	I/O	Port 36: I/O port (with pull-up resistor)
R/ W		Output	Read/Write: 1 represents Read or Dummy cycle; 0 represents Write cycle.
P37	1	I/O	Port 37: I/O port (with pull-up resistor)
BOOT		Input	This pin sets single boot mode.
P40	1	I/O	Port 40: I/O port (with pull-up resistor)
CS0		Output	Chip Select 0: Outputs 0 when address is within specified address area
P41	1	I/O	Port 41: I/O port (with pull-up resistor)
CS1	'	Output	Chip Select 1: Outputs 0 if address is within specified address area
P42	1	I/O	Port 42: I/O port (with pull-up resistor)
CS2	'	Output	Chip Select 2: Outputs 0 if address is within specified address area
P43	1	I/O	Port 43: I/O port (with pull-up resistor)
CS3	'	Output	Chip Select 3: Outputs 0 if address is within specified address area
P50 to P57	8	Input	Port 5: pin used to input port
AN0 to AN7		Input	Analog input: Pin used to input to AD converter
ADTRG		Input	AD Trigger: Signal used to request start of AD converter
P60	1	I/O	Port 60: I/O port
SCK	<u> </u>	I/O	Serial bus interface clock in SIO Mode
P61	1	I/O	Port 61: I/O port
so	'	Output	Serial bus interface output data in SIO Mode
SDA		I/O	Serial bus interface data in I <sup>2</sup> C bus Mode
P62	1	I/O	Port 62: I/O port
SI	'	Input	Serial bus interface input data in SIO Mode
SCL		I/O	Serial bus interface clock in I <sup>2</sup> C bus Mode
P63	1	I/O	Port 63: I/O port
INT0		Input	Interrupt Request Pin 0: Interrupt request pin with programmable
			level / rising edge / falling edge
P64	1	I/O	Port 64: I/O port
SCOUT		Output	System Clock Output: Outputs f <sub>FPH</sub> or fs clock.

Table 2.2.1 Pin names and functions (2/3)

Pin Name	Number of Pins	I/O	Functions
P65	1	I/O	Port 65: I/O port
P66	1	I/O	Port 66: I/O port
P70	1	I/O	Port 70: I/O port
TA0IN		Input	Timer A0 Input
P71	1	I/O	Port 71: I/O port
TA1OUT		Output	Timer A1 Output
P72	1	I/O	Port 72: I/O port
TA3OUT		Output	Timer A3 Output
P73	1	I/O	Port 73: I/O port
TA4IN		Input	Timer A4 Input
P74	1	I/O	Port 74: I/O port
TA5OUT		Output	Timer A5 Output
P75	1	I/O	Port 75: I/O port
TA7OUT		Output	Timer A7 Output
P80	1	I/O	Port 80: I/O port
TB0IN0		Input	Timer B0 Input 0
INT5		Input	Interrupt Request Pin 5: Interrupt request pin with programmable rising
D04	1	1/0	edge/falling edge.  Port 81: I/O port
P81 TB0IN1	1	I/O	Timer B0 Input 1
INT6		Input Input	Interrupt Request Pin 6: Interrupt request on rising edge
P82	1	I/O	Port 82: I/O port
TB0OUT0	'	Output	Timer B0 Output 0
P83	1	I/O	Port 83: I/O port
TB0OUT1		Output	Timer B0 Output 1
P84	1	I/O	Port 84: I/O port
TB1IN0	•	Input	Timer B1 Input 0
INT7		Input	Interrupt Request Pin 7: Interrupt request pin with programmable rising
		·	edge/falling edge.
P85	1	I/O	Port 85: I/O port
TB1IN1		Input	Timer B1 Input 1
INT8		Input	Interrupt Request Pin 8: Interrupt request on rising edge
P86	1	I/O	Port 86: I/O port
TB1OUT0		Output	Timer B1 Output 0
P87	1	I/O	Port 87: I/O port
TB1OUT1		Output	Timer B1 Output 1
P90	1	I/O	Port 90: I/O port
TXD0		Output	Serial Send Data 0 (Programmable open-drain)
P91	1	1/0	Port 91: I/O port
RXD0		Input	Serial Receive Data 0
P92	1	1/0	Port 92: I/O port
SCLK0 CTS0		I/O	Serial Clock I/O 0
	4	Input	Serial Data Send Enable 0 (Clear to Send)
P93 TXD1	1	I/O Output	Port 93: I/O port Serial Send Data 1 (Programmable open-drain)
P94	1	Output I/O	Port 94: I/O port (with pull-up resistor)
RXD1	'		Serial Receive Data 1
P95	1	Input I/O	Port 95: I/O port (with pull-up resistor)
SCLK1	'	I/O	Serial Clock I/O 1
CTS1		Input	Serial Data Send Enable 1 (Clear to Send)
P96	1	I/O	Port 96: I/O port (Open-drain output)
XT1		Input	Low-frequency oscillator connection pin

Table 2.2.1 Pin names and functions (3/3)

Pin Name	Number of Pins	I/O	Functions
P97	1	I/O	Port 97: I/O port (Open-drain output)
XT2		Output	Low-frequency oscillator connection pin
PA0 to PA3	4	I/O	Ports A0 to A3: I/O ports
INT1 to INT4		Input	Interrupt Request Pins 1 to 4: Interrupt request pins with programmable
			rising edge/falling edge.
PA4 to PA7	4	I/O	Ports A4 to A7: I/O ports
ALE	1	Output	Address Latch Enable
			Can be disabled to reduce noise.
NMI	1	Input	Non-Maskable Interrupt Request Pin: Interrupt request pin with
			programmable falling edge or both edge.
AM0 to 1	2	Input	Address Mode: The Vcc pin should be connected.
EMU0/EMU1	1	Output	Test Pins: Open pins
RESET	1	Input	Reset: initializes TMP91FY12A. (With pull-up resistor)
VREFH	1	Input	Pin for reference voltage input to AD converter (H)
VREFL	1	Input	Pin for reference voltage input to AD converter (L)
AVCC	1	I/O	High-frequency oscillator connection pins
AVSS	1		Power supply pin for AD converter
X1/X2	2		GND pin for AD converter (0 V)
DVCC	3		Power supply pins (All VCC pins should be connected with the power supply
			pin.)
DVSS	3		GND pins (0 V) (All VSS pins should be connected with the power supply
			pin.)

Note: An external DMA controller cannot access the device's built-in memory or built-in I/O devices using the BUSRQ and BUSAK signal.

## 3. Functional Description

This section shows the hardware configuration of the TMP91FY12A and explains how it operates.

This device is a version of the created by replacing the predecessor's internal mask ROM with a 256-Kbyte internal flash memory. The configuration and the functionality of this device are the same as those of the TMP91CW12A. For the functions of this device that are not described here, refer to the TMP91CW12A data sheet.

#### 3.1 Outline of operation modes

There are single-chip and single-boot modes. Which mode is selected depends on the device's pin state after a reset (including when the watchdog timer output is connected to reset (inside the chip)).

• Single Chip Mode: The device normally operates in this mode. After a reset, the device starts executing the internal flash memory program.

• Single Boot Mode: This mode is used to rewrite the internal flash memory by serial transfer (UART). After a reset, the internal boot ROM starts up, executing a on-board rewrite program.

Table 3.1.1 Operation Mode Setup table

		•	•				
Operation Made		Mode Setup Input Pin					
Operation Mode	RESET	BOOT (P37)	AM0	AM1			
Single-chip mode	<b>∱</b>	Н	Н	н			
Single-boot mode	/	l i	• • •	• • •			

#### 3.2 Memory Map

The memory map of this device differs from that of the TMP91CW12A.

Figure 3.2.1 shows a memory map of the device in single-chip mode and its memory areas that can be accessed in each addressing mode of the CPU.




Figure 3.2.1 Memory Map (Single-chip Mode)

# 4. Electrical Characteristics

#### 4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power Supply Voltage	Vcc	-0.5 to 4.0	V
Input Voltage	VIN	-0.5 to Vcc + 0.5	V
Output Current	IOL	2	mA
Output Current	IOH	-2	mA
Output Current (total)	ΣΙΟL	80	mA
Output Current (total)	ΣΙΟΗ	-80	mA
Power Dissipation (Ta = 85°C)	PD	600	mW
Soldering Temperature (10 s)	TSOLDER	260	°C
Storage Temperature	TSTG	-65 to 150	°C
Operating Temperature	TOPR	–20 to 70	°C
Number of Times Program Erase	N <sub>EW</sub>	10000	Cycle

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

# 4.2 DC Characteristics (1/2)

	Parameter	Symbol	Condition		Min	Typ. (Note 1)	Max	Unit
(Avc	er Supply Voltage c = DVcc) s = DVss = 0 V)	V <sub>CC</sub>	fc = 4 to 27 MHz	fs = 30 to 34 kHz	2.7		3.6	٧
	P00 to P17 (AD0 to 15)	V <sub>IL</sub>	Vcc = 2.7 to 3.6 V				0.6	
<u>e</u>	P20 to PA7 (except P63)	V <sub>IL1</sub>	Vcc = 2.7 to 3.6 V				0.3 Vcc	
Input Low Voltage	RESET, NMI, P63 (INT0)	V <sub>IL2</sub>	Vcc = 2.7 to 3.6 V		-0.3		0.25 Vcc	
Input Low Ve	AM0, 1	V <sub>IL3</sub>	Vcc = 2.7 to 3.6 V				0.3	
L P	X1	V <sub>IL4</sub>	Vcc = 2.7 to 3.6 V				0.2 Vcc	V
	P00 to P17 (AD0 to 15)	$V_{IH}$	Vcc = 2.7 to 3.6 V		2.0			V
ge	P20 to PA7 (except P63)	V <sub>IH1</sub>	Vcc = 2.7 to 3.6 V		0.7 Vcc			
Voltage	RESET, NMI, P63 (INT0)	V <sub>IH2</sub>	Vcc = 2.7 to 3.6 V		0.75 Vcc		Vcc + 0.3	
Input High V	AM0, 1	V <sub>IH3</sub>	Vcc = 2.7 to 3.6 V		Vcc-0.3			
류	X1	V <sub>IH4</sub>	Vcc = 2.7 to 3.6 V		0.8 Vcc			
Outp	out Low Voltage	V <sub>OL</sub>	IOL = 1.6 mA	Vcc = 2.7 to 3.6 V			0.45	V
Outp	out High Voltage	V <sub>OH</sub>	$IOH = -400 \mu A$	Vcc = 2.7 to 3.6 V	2.4			V

Note 1: Typical values are for when  $Ta = 25^{\circ}C$  and Vcc = 3.0 V unless otherwise noted.

# 4.2 DC Characteristics (2/2)

Parameter	Symbol	Condition	Min	Typ. (Note 1)	Max	Unit
Input Leakage Current)	ILI	$0.0 \le V_{IN} \le Vcc$		0.02	±5	
Output Leakage Current	ILO	$0.2 \le V_{IN} \le Vcc - 0.2$		0.05	±10	μΑ
Power Down Voltage (at STOP, RAM back-up)	VSTOP	V IL2 = 0.2 Vcc, V IH2 = 0.8 Vcc	2.7		3.6	٧
RESET Pull-up Resistor	RRST	$Vcc = 3 V \pm 10\%$	100		400	ΚΩ
Pin Capacitance	CIO	fc = 1 MHz			10	PF
Schmitt Width RESET, NMI, INTO	VTH	Vcc = 2.7 to 3.6 V	0.4	1.0		V
Programmable Pull-up Resistor	RKH	Vcc = 3 V ± 10%	100		400	ΚΩ
Normal (Note 2)	Icc	N 0 1/ 1 100/		30.0	45.0	
Idle2		$Vcc = 3 V \pm 10\%$ fc = 27 MHz		4.5	7.0	mA
Idle1		IC = 27 WHZ		2.0	4.0	
Slow (Note 2)		V 0.V + 400/		30.0	40	
Idle2		Vcc = 3 V ± 10% fs = 32.768 kHz		9.0	25	μΑ
Idle1		15 = 32.700 KMZ		6.0	15	
Stop		$Vcc = 3 V \pm 10\%$		1.0	15	μΑ

Note 1: Typical values are for when  $Ta = 25^{\circ}C$  and Vcc = 3.0 V unless otherwise noted.

Note 2: Icc measurement conditions (Normal, Slow):

All functions are operating; output pins are open and input pins are fixed.

#### 4.3 AC Characteristics

(1)  $Vcc = 3.0 V \pm 10\%$ 

No.	Parameter	Symbol	Vari	able	f <sub>FPH</sub> = 1	27 MHz	Llmit
110.	raramotor	- Cymbon	Min	Max	Min	Max	Unit
1	f <sub>FPH</sub> Period (= x)	t <sub>FPH</sub>	37.0	31250	37.0		ns
2	A0 to A15 Vaild → ALE Fall	t <sub>AL</sub>	0.5x - 6		12		ns
3	ALE Fall $\rightarrow$ A0 to A15 Hold	$t_{LA}$	0.5x - 16		2		ns
4	ALE High Width	t <sub>LL</sub>	x-20		17		ns
5	ALE Fall $\rightarrow \overline{RD} / \overline{WR} Fall$	t <sub>LC</sub>	0.5x - 14		4		ns
6	$\overline{RD} \ Rise \to ALE \ Rise$	t <sub>CLR</sub>	0.5x - 10		8		ns
7	$\overline{WR}\ Rise \to ALE\ Rise$	t <sub>CLW</sub>	x - 10		27		ns
8	A0 to A15 Valid $ ightarrow \overline{RD}$ / $\overline{WR}$ Fall	t <sub>ACL</sub>	x - 23		14		ns
9	A0 to A23 Valid $ ightarrow \overline{RD}$ / $\overline{WR}$ Fall	t <sub>ACH</sub>	1.5x – 26		29		ns
10	$\overline{\text{RD}}$ Rise $\rightarrow$ A0 to A23 Hold	t <sub>CAR</sub>	0.5x - 13		5		ns
11	$\overline{\text{WR}} \ \text{Rise} \rightarrow \text{A0 to A23 Hold}$	t <sub>CAW</sub>	x – 13		24		ns
12	A0 to A15 Valid $\rightarrow$ D0 to D15 Input	t <sub>ADL</sub>		3.0x - 38		73	ns
13	A0 to A23 Valid $\rightarrow$ D0 to D15 Input	t <sub>ADH</sub>		3.5x - 41		88	ns
14	$\overline{RD}$ Fall $\rightarrow$ D0 to D15 Input	t <sub>RD</sub>		2.0x - 30		44	ns
15	RD Low Width	t <sub>RR</sub>	2.0x - 15		59		ns
16	$\overline{\text{RD}}$ Rise $\rightarrow$ D0 to A15 Hold	t <sub>HR</sub>	0		0		ns
17	$\overline{\text{RD}}$ Rise $\rightarrow$ A0 to A15 Output	t <sub>RAE</sub>	x - 15		22		ns
18	WR Low Width	tww	1.5x – 15		40		ns
19	D0 to D15 Valid $\rightarrow \overline{WR}$ Rise	t <sub>DW</sub>	1.5x - 35		20		ns
20	$\overline{\text{WR}} \ \text{Rise} \rightarrow \text{D0 to D15 Hold}$	t <sub>WD</sub>	x - 25		12		ns
21	A0 to A23 Valid $\rightarrow \overline{\text{WAIT}}$ Input $\begin{bmatrix} 1 \text{ WAIT} \\ +n \text{ Mode} \end{bmatrix}$	t <sub>AWH</sub>		3.5x - 60		69	ns
22	A0 to A15 Valid $\rightarrow \overline{\text{WAIT}}$ Input $\begin{bmatrix} 1 \text{ WAIT} \\ +n \text{ Mode} \end{bmatrix}$	t <sub>AWL</sub>		3.0x - 50		61	ns
23	$\overline{\text{RD}} / \overline{\text{WR}} \text{ Fall} \rightarrow \overline{\text{WAIT}} \text{ Hold} \qquad \begin{bmatrix} 1 \text{ WAIT} \\ +n \text{ Mode} \end{bmatrix}$	t <sub>CW</sub>	2.0x + 0		74		ns
24	A0 to A23 Valid → Port Input	t <sub>APH</sub>		3.5x - 89		40	ns
25	A0 to A23 Valid → Port Hold	t <sub>APH2</sub>	3.5x		129		ns
26	A0 to A23 Valid → Port Valid	t <sub>AP</sub>		3.5x + 80		209	ns

#### **AC Measuring Conditions**


• Output Level: High =  $0.7 \times Vcc$ , Low =  $0.3 \times Vcc$ , CL = 50 pF


• Input Level: High =  $0.9 \times Vcc$ , Low =  $0.1 \times Vcc$ 


Note: x used in an expression shows a frequency for the clock  $f_{\mbox{\scriptsize FPH}}$  selected by SYSCR1<SYSCK>.


The value of x changes according to whether a clock gear or a low-speed oscillator is selected.

An example value is calculated for fc, with gear = 1/fc (SYSCR1<SYSCK, GEAR2 to 0> = 0000).









#### 4.4 AD Conversion Characteristics

AVcc = Vcc, AVss = Vss

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog Reference Voltage (+)	VREFH	$V_{CC} = 3 V \pm 10\%$	V <sub>CC</sub> – 0.2 V	V <sub>CC</sub>	Vcc	
Analog Reference Voltage (-)	VREFL	$V_{CC} = 3 V \pm 10\%$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.2 V	V
Analog Input Voltage Range	VAIN		V <sub>REFL</sub>		V <sub>REFH</sub>	
Analog Current for Analog Reference Voltage <vrefon> = 1</vrefon>	IREF (VREFL = 0 V)	$V_{CC} = 3 V \pm 10\%$		0.94	1.20	mA
<vrefon> = 0</vrefon>		$V_{CC} = 3 \text{ V} \pm 10\%$		0.02	5.0	μА
Error (not including quantizing errors)	-	$V_{CC} = 3 V \pm 10\%$		±1.0	± 4.0	LSB

Note 1: 1 LSB = (VREFH - VREFL)/1024 [V]

Note 2: The operation above is guaranteed for  $f_{\mbox{\scriptsize FPH}} \geq 4$  MHz.

Note 3: The value for  $I_{\hbox{\footnotesize{CC}}}$  includes the current which flows through the AVCC pin.

# 4.5 Serial Channel Timing (I/O Internal Mode)

#### (1) SCLK Input Mode


Parameter	Symbol	Varia	Variable		10 MHz		27 MHz	
i arametel Syli		Min	Max	Min	Max	Min	Max	Unit
SCLK Period	tscy	16X		1.6		0.59		μS
Output Data → SCLK Rising /Falling Edge (Note)	toss	t <sub>SCY</sub> /2 - 4X-110		290		38		ns
SCLK Rising/Falling Edge (Note)  → Output Data Hold	t <sub>OHS</sub>	t <sub>SCY</sub> /2 + 2x + 0		1000		370		ns
SCLK Rising/Falling Edge (Note)  → Input Data Hold	t <sub>HSR</sub>	3x + 10		310		121		ns
SCLK Rising/Falling Edge (Note)  → Valid Data Input	tsrd		t <sub>SCY</sub> – 0		1600		592	ns
Valid Data InputSCLK →Rising/Falling Edge (Note)	t <sub>RDS</sub>	0		0		0		ns

Note: SCLK Rinsing/Falling Edge: The rising edge is used in SCLK Rising Mode.

The falling edge is used in SCLK Falling Mode.

#### (2) SCLK Output Mode

Darameter	Cymphol	Va	10 MHz		27 MHz		Unit	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Offic
SCLK Period (programable)	t <sub>SCY</sub>	16X	8192X	1.6	819	0.59	303	μS
Output Data →SCLK Rising Edge	toss	t <sub>SCY</sub> /2 - 40		760		256		ns
SCLK Rising Edge $\rightarrow$ Output Data Hold	tons	t <sub>SCY</sub> /2 - 40		760		256		ns
SCLK Rising Edge → Input Data Hold	t <sub>HSR</sub>	0		0		0		ns
SCLK Rising Edge → Valid Data Input	t <sub>SRD</sub>		t <sub>SCY</sub> – 1x – 180		1320		375	ns
Valid Data Input → SCLK Rising Edge	t <sub>RDS</sub>	1x + 180		280		217		ns



# 4.6 Event Counter (TA0IN, TA4IN, TB0IN0, TB0IN1, TB1IN0, TB1IN1)

Parameter	Symbol	Variable		10 MHz		27 MHz		Unit
	Symbol	Min	Max	Min	Max	Min	Max	Offic
Clock Perild	t <sub>VCK</sub>	8X + 100		900		396		ns
Clock Low Level Width	t <sub>VCKL</sub>	4X + 40		440		188		ns
Clock High Level Width	tvckh	4X + 40		440		188		ns

# 4.7 Interrupt and Capture

#### (1) $\overline{\text{NMI}}$ , INT0 to INT4 Interrupts

Parameter	Symbol	Varia	10 MHz		27 MHz		Unit	
Parameter		Min	Max	Min	Max	Min	Max	Offic
NMI, INT0 to INT4 Low level width	tINTAL	4X + 40		440		188		ns
NMI, INTO to INT4 High level width	tINTAH	4X + 40		440		188		ns

#### (2) INT5 to INT8 Interrupts, Capture

The INT5 to INT8 input width depends on the system clock and prescaler clock settings.

System Clock	Prescaler Clock Selected	t <sub>INT</sub> (INT5 to INT8 L		t <sub>INTBH</sub> (INT5 to INT8 High Level Width)		
Selected <sysck></sysck>	<prck1,< td=""><td>Variable</td><td>f<sub>FPH</sub> = 27 MHz</td><td>Variable</td><td>f<sub>FPH</sub> = 27 MHz</td><td></td></prck1,<>	Variable	f <sub>FPH</sub> = 27 MHz	Variable	f <sub>FPH</sub> = 27 MHz	
10 TOCK>	PRCK0>	Min	Min	Min	Min	
0 (fc)	00 (f <sub>FPH</sub> )	8X + 100	396	8X + 100	396	ns
0 (10)	10 (fc/16)	128Xc + 0.1	4.8	128Xc + 0.1	4.8	
1 (fs)	00 (f <sub>FPH</sub> )	8X + 0.1	244.3	8X + 0.1	244.3	μS

Note: Xc = Period of Clock fc


# 4.8 SCOUT Pin AC Characteristics

Parameter	Symbol	Variable		10 MHz		27 MHz		Condition	Unit
		Min	Max	Min	Max	Min	Max	Condition	Offic
Low level Width	tsch	0.5T - 13		37		5		Vcc = 2.7 to 3.6 V	ns
High level Width	t <sub>SCL</sub>	0.5T - 13		37		5		Vcc = 2.7 to 3.6 V	ns


Note: T = Period of SCOUT

#### Measrement Condition

• Output Level: High 0.7 Vcc/Low 0.3 Vcc, CL = 10 pF



#### 4.9 Bus Request/Bus Acknowledge



Paramter	Symbol	Variable		f <sub>FPH</sub> = 10 MHz		f <sub>FPH</sub> = 27 MHz		Condition	Unit
r aramer	Cymbol	Min	Max	Min	Max	Min	Max	Condition	Ornic
Output Buffer Off to BUSAK Low	t <sub>ABA</sub>	0	80	0	80	0	80	Vcc = 2.7 to 3.6 V	ns
BUSAK High to Output Buffer On	t <sub>BAA</sub>	0	80	0	80	0	80	Vcc = 2.7 to 3.6 V	ns

Note 1:Even if the  $\overline{\text{BUSRQ}}$  Signal goes Low, the bus will not be released while the  $\overline{\text{WAIT}}$  signal is Low. The bus will only be released when  $\overline{\text{BUSRQ}}$  goes Low while  $\overline{\text{WAIT}}$  is High.

Note 2: This line shows only that the output buffer is in the Off state.

It does not indicate that the signal level is fixed.

Just after the bus is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resister during bus release, careful design is necessary, since fixing of the level is delayed.

The internal programmable pull-up/pull-down resistor is switched between the Active and Non-Active states by the internal signal.

#### 4.10 Recommended Oscillation Circuit

The TMP91FY12AF has been evaluated by the following resonator manufacturer. The evaluation results are shown below for your information.

Note: The load capacitance of the oscillation terminal is the sum of the load capacitances of C1 and C2 to be connected and the stray capacitance on the board. Even if the ratings of C1 and C2 are used, the load capacitance varies with each board and the oscillator may malfunction. Therefore, when designing a board, make the pattern around the oscillation circuit shortest. It is recommended that final evaluation of the resonator be performed on the board.

#### (1) Examples of resonator connection




Figure 4.10.1 High-frequency
Oscillator Connection




Figure 4.10.2 Low-frequency
Oscillator Connection

(2) Recommended ceramic resonators for the TMP91FY12AF: Murata Manufacturing Co., Ltd.

 $Ta = -40 \text{ to } 85^{\circ}C$ 

							14 - 40 10 00 0	
	Oscillation	Recommended	Recon	nmended	rating			
Item frequency [MHz]	resonator	C1 [pF]	C2 [pF]	$Rd [k\Omega]$	VCC [V]	Remarks		
	6.75 C High-freq 12.5 C	CSTS0400MG06	(47)	(47)				
		CSTS0675MG06	(47)	(47)				
High-freq		CSA12.5MTZ	30	30	0 2.7 to 3.3			
uency		CST12.5MTW	(30)	(30)			_	
oscillator		CSA20.00MXZ040	7	7				
	27.0	CSA27.00MXZ040	5	5				
	27.0	CST27.00MXW040	(5)	(5)				

- The values enclosed in brackets in the C1 and C2 columns apply to the condenser built-in type.
- The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL;

http://www.murata.co.jp/search/index.html