TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

T 6 B 8 0

GATE DRIVER FOR TFT LCD PANELS

The T6B80 is a 120 / 128-channel-output gate driver for TFT LCD panels. In addition to high-voltage operation (liquid crystal drive voltage = Max 35 V), this device accepts external input of the panel drive voltage, allowing you to change the low-level output voltage. Thus, this device can be used for various TFT LCD panel drive systems.
The T6B80 offers high integration circuit due to CMOS technology.

Unit: mm

T6B80	USER AREA PITCH	
	IN	OUT
(SDN, 4NS) 120 outputs	0.6	0.16

Please contact Toshiba or a distributor for the latest TCP specification and product line-up.

TCP (Tape Carrier Package)

FEATURES

- LCD drive output pins : Switchable between 120 and 128 pins
- LCD drive voltage : Max V_{SS} + 35 V
- Data transfer method : Bidirectional shift register
- Operating temperature : −20 to 75°C
- Package : Tape carrier package (TCP)
- TFT LCD data drivers : T6B50

BLOCK DIAGRAM



PIN ASSIGNMENT



The above diagram shows the device's pin configuration only and does not necessarily correspond to the pad layout on the chip. Please contact Toshiba or our distributors for the latest TCP specification.

PIN FUNCTION

<table>
<tr><th>PIN NAME</th><th>I / O</th><th>FUNCTION</th></tr>
<tr><td>DI / O
DO / I</td><td>I / O</td><td>Vertical shift data I / O pins
These pins are used to input and output shift data. These pins are switched between input and output by setting the U / D pin as shown below.
<table>
<tr><th>U / D</th><th>DI / O</th><th>DO / I</th></tr>
<tr><td>H</td><td>Input</td><td>Output</td></tr>
<tr><td>L</td><td>Output</td><td>Input</td></tr>
</table>
When set for input
This pin is used to feed data into the shift registers at the first stage of the LCD driver. The data is latched into the shift registers at the rising edge of CPV.
When set for output
When two or more T6B80s are cascaded, this pin outputs the data to be fed into the next stage. This data changes state synchronously with the falling edge of CPV.</td></tr>
<tr><td>U / D</td><td>Input</td><td>Transfer direction select pin
This pin specifies the direction in which data is transferred through the shift registers.
When U / D is high, data is shifted in the direction
G1 → G2 → G3 → G4 → G5 → ··· → G128
When U / D is low, the direction is reversed to give
G128 → G127 → G126 → G125 → ··· → G1
The voltage applied to this pin must be a DC-level voltage that is either high (V_{DD}) or low (V_{SS}).</td></tr>
<tr><td>CPV</td><td>Input</td><td>Vertical shift clock
This is the shift clock for the shift registers. Data is shifted through the shift registers synchronously with the rising edge of CPV.</td></tr>
<tr><td>$\overline{OE}$1 to 3</td><td>Input</td><td>Output enable input
These signals control the data appearing at the LCD panel drive pins (G1 to G128).
The V_{OFF} voltage is output when $\overline{OE}$1 to 3 are high; normal shift data is output when $\overline{OE}$1 to 3 are low.</td></tr>
<tr><td>120 / 128</td><td>Input</td><td>Output channels select pin
This signal selects either 120-pin mode or 128-pin mode for the LCD panel driver.
120-pin mode is selected when this signal is high; 128-pin mode is selected when this signal is low.</td></tr>
</table>

PIN NAME	I/O	FUNCTION
V_{OFF}	Input	Analog input pin If the shift register data is low (= logic 0), the voltage on this pin is forwarded to the output pin corresponding to the shift register. If $\overline{OE}$1 to 3 are high, the voltage on this pin is output irrespective of whether the shift register data is high or low.
G1 to 128	Output	LCD panel drive pins These pins output the shift register data, or the voltage applied to V_{GG} or V_{OFF}, depending on the control signals $\overline{OE}$1 to 3.
V_{GG}	—	Power supply for LCD drive
V_{DD}	—	Power supply for the internal logic
V_{SS}	—	Power supply for LCD drive and internal logic

DEVICE OPERATION (see timing diagram)

(1) Shift data transfer method

120 / 128	U / D PIN	SHIFT DATA		DATA TRANSFER METHOD
		INPUT	OUTPUT	
H (120 output)	H	DI / O	DO / I	G1 → G2 → ··· → G59 → G60 → G69 → G70 → ··· → G128
H (120 output)	L	DO / I	DI / O	G128 → G127 → ··· → G70 → G69 → G60 → G59 → ··· → G1
L (128 output)	H	DI / O	DO / I	G1 → G2 → G3 → G4 → G5 → G6 → G7 → G8 → ··· → G128
L (128 output)	L	DO / I	DI / O	G128 → G127 → G126 → G125 → G124 → ··· → G1

(*) However, the outputs G61 through G68 are fixed at the V_{OFF} level in 120-pin mode, with the data in G60 (G69) shifted to G69 (G60).

The input shift data is latched into the internal register synchronously with the rising edge of the shift clock CPV. When the data is shifted to the next register at the next rising edge of CPV, new input shift data is simultaneously latched into.
In the case of shift data output, the data in the last shift register (G1 or G128) is output synchronously with the falling edge of CPV (the output high voltage level is V_{DD}; the output low voltage level is V_{SS}).

(2) LCD panel drive outputs

If the shift register data corresponding to an output pin is high (= logic 1), the pin outputs V_{GG}; if the shift register data is low (= logic 0), the pin outputs V_{OFF}.
However, if $\overline{OE}$1 to 3 corresponding to the output pins are high, the pins output V_{OFF} irrespective of whether the shift register data is high or low. The LCD panel drive outputs are controlled by $\overline{OE}$ as shown below.

120 / 128	OUTPUT ENABLE PIN		LCD PANEL DRIVE OUTPUTS	
	H / L	$\overline{OE}$1 to 3	LCD PANEL DRIVE PINS CONTROLLED BY $\overline{OE}$	OUTPUT
H	H	$\overline{OE}$1	G1, G4, ···G58, G69···G123, G126	V_{OFF}
		$\overline{OE}$2	G2, G5, ···G59, G70···G124, G127	
		$\overline{OE}$3	G3, G6, ···G60, G71···G125, G128	
H	L	$\overline{OE}$1	G1, G4, ···G58, G69···G123, G126	Normal data output
		$\overline{OE}$2	G2, G5, ···G59, G70···G124, G127	
		$\overline{OE}$3	G3, G6, ···G60, G71···G125, G128	
L	H	$\overline{OE}$1	G1, G4, G7, G10, ···G124, G127	V_{OFF}
		$\overline{OE}$2	G2, G5, G8, G11, ···G125, G128	
		$\overline{OE}$3	G3, G6, G9, G12, ···G126	
L	L	$\overline{OE}$1	G1, G4, G7, G10, ···G124, G127	Normal data output
		$\overline{OE}$2	G2, G5, G8, G11, ···G125, G128	
		$\overline{OE}$3	G3, G6, G9, G12, ···G126	

(3) Voltage setting

The V_{OFF} level, which sets the LCD panel drive's output low level, can take on any value between V_{SS} and V_{SS} + 15 V.

(Example 1) Negative voltage output

Logic input	:	0 V to V_{DD} (5 V)
Supply voltage	:	V_{GG} = 20 V
		V_{DD} = 5 V
		V_{OFF} = − 5 V
		V_{SS} = − 10 V
LCD panel drive output	:	High level = V_{GG} (20 V)
		Low level = V_{OFF} (− 5 V)

(Example 2) Positive voltage output

Logic input	:	0 V to V_{DD} (5 V)
Supply voltage	:	V_{GG} = 30 V
		V_{DD} = 5 V
		V_{OFF} = V_{SS} = 0 V
LCD panel drive output	:	High level = V_{GG} (30 V)
		Low level = V_{OFF} (0 V)

(*) Logic input pins : DI / O or DO / I, CPV, $\overline{OE}$1 to 3

Apply a voltage with amplitude in the range V_{DD} − 5 V to V_{DD} or in the range V_{SS} to V_{DD} to the logic input pins. For the U / D and 120 / 128 pins, use a DC-level voltage that is either high (= V_{DD}) or low (= V_{SS}).



(Example 1)



(Example 2)

TIMING DIAGRAMS

<120-pin mode (120 / 128 = high)>

- UP mode (U / D = high)



- DOWN mode (U / D = low)



<128-pin mode (120 / 128 = low)>

- UP mode (U / D = high)



- DOWN mode (U / D = low)



ABSOLUTE MAXIMUM RATINGS (V_{SS} = 0 V)

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage (1)	V_{GG}	− 0.3 to 37	V
Supply Voltage (2)	V_{DD}	− 0.3 to 23	V
Input Voltage	V_{IN}	− 0.3 to V_{DD} + 0.3	V
Analog Input Voltage	V_{OFF}	− 0.3 to V_{GG} + 0.3	V
Storage Temperature	T_{STG}	− 55 to 125	°C

RECOMMENDED OPERATING CONDITIONS (V_{SS} = 0 V)

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage (1)	V_{GG}	V_{DD} to 35	V
Supply Voltage (2)	V_{DD}	4.5 to 21	V
Operating Temperature	T_{OP}	− 20 to 75	°C
Operating Frequency	f_{CPV}	DC to 100	kHz
Output Load Capacitance	C_L	300 (max)	pF / pin
Analog Input Voltage	V_{OFF}	0 to 15	V

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS

(Referenced to V_{GG} = 35 V, V_{SS} = V_{OFF} = 0 V at Ta = −20 to 75°C unless otherwise noted)

PARAMETER		SYMBOL	TEST CIR-CUIT	TEST CONDITIONS	MIN	TYP.	MAX	UNIT	RELEVANT PIN
Input Voltage	Low Level	V_{IL}	—		V_{SS}	—	V_{DD} − 4 V	V	(Note)
	High Level	V_{IH}			V_{DD} − 1 V	—	V_{DD}		
Output Voltage	Low Level	V_{OL}	—	I_{OL} = 40 μA	V_{SS}	—	V_{SS} + 0.3 V	V	DI / O, DO / I
	High Level	V_{OH}		I_{OH} = −40 μA	V_{DD} − 0.3 V	—	V_{DD}		
Output Resistance	Low Level	R_{OL}	—	V_{OUT} = V_{OFF} + 0.5 V	—	—	1500	Ω	G1 to G128
	High Level	R_{OH}		V_{OUT} = V_{GG} − 0.5 V	—	—	1500		
Current Consumption		I_{GG}	—		—	—	350	μA	V_{GG}
Current Consumption		I_{DD}	—	f_{CPV} = 100 kHz	—	—	1600	μA	V_{DD}

(Note) : Input pins include··· DI / O, DO / I, CPV, $\overline{OE}$1 to 3

AC CHARACTERISTICS

(Referenced to V_{GG} = 35 V, V_{SS} = 0 V at Ta = −20 to 75°C unless otherwise noted)

PARAMETER	SYMBOL	TEST CIR-CUIT	TEST CONDITIONS	MIN	TYP.	MAX	UNIT
Clock Period	tCPV	—	—	10	—	—	μs
CPV Pulse Width (H)	tCPVH	—	—	4	—	—	μs
CPV Pulse Width (L)	tCPVL	—	—	4	—	—	μs
Data Set-up Time	tsDI	—	—	1	—	—	μs
Data Hold Time	thDI	—	—	1	—	—	μs
OE Enable Time	twOE	—	—	1	—	—	μs
Output Delay Time (1)	tpdDO	—	C_L = 50 pF	—	—	1	μs
Output Delay Time (2)	tpdG	—	C_L = 300 pF	—	—	1	μs
Output Delay Time (3)	tpdOE	—	C_L = 300 pF	—	—	1	μs


tCPVH
tCPVL
tCPV
CPV
50%
tsDI
thDI
DI / O, DO / I
(input)
tpdG
G1
VGG
VOFF
G2~128


CPV
50%
G128
VGG
VOFF
tpdDO
DO / I, DI / O
(output)


tWOE
OE1~3
50%
tpdOE
G1~128
VGG
VOFF