

# T6C03

## COLUMN AND ROW DRIVER FOR A DOT MATRIX LCD

The T6C03 is a 160-channel-output column and row driver for an STN dot matrix LCD.

The T6C03 features a 42-V LCD drive voltage and an 8-MHz maximum operating frequency. The T6C03 is able to drive LCD panels with a duty ratio of up to 1/480.

### FEATURES

- Display duty application : to 1/480
- LCD drive signal : 160
- Data transfer : Column : 4/8-bit bidirectional  
Row : Single/Dual bidirectional
- Operating frequency : 8MHz ( $V_{DD} = 5V \pm 10\%$ )
- LCD drive voltage : 14 to 42V
- Power supply voltage : 2.7 to 5.5V
- Operating temperature : -20 to 75°C
- LCD drive output resistance : 1.3kΩ (max) (20V, 1/13 bias)
- Display-off function : When /DSPOF is L, all LCD drive outputs (O1 to O160) remain at the  $V_5$  level.
- Low power consumption : Cascade connection and auto enable transfer functions are available.
- EI/LP input : EI/LP input enables LSI operation.  
Connect EIO1/2 from the 1st LSI to L.

Unit: mm

|       |            |      |
|-------|------------|------|
| T6C03 | LEAD PITCH |      |
|       | IN         | OUT  |
| (UA)  | 0.8        | 0.14 |


Please contact with Toshiba or an authorized Toshiba dealer for information on package dimensions.

TCP (Tape Carrier Package)


970917EBE2

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with the film. Try to design and manufacture products so that there is no chance of users touching the film after assembly, or if they do, that there is no chance of them injuring themselves. When cutting out the film, try to ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as industrial waste.
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction.  
This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

BLOCK DIAGRAM



PIN ASSIGNMENT



(\*) The above diagram shows the pin configuration of the LSI Chip, not that of the tape carrier package.

PIN FUNCTIONS

| PIN NAME   | I/O    | FUNCTIONS  | LEVEL                              |
|------------|--------|--|------------------------------------|
| O1 to O160 | Output | Output for LCD drive signal  | V <sub>0</sub> to V <sub>5</sub>   |
| EIO1, EIO2 | I/O    | (Column mode)<br>Input/output for enable signal<br>DIR selects In or Out.<br>Connect EIO (IN) of 1st LSI to L.<br>For a cascade connection, connect EIO (OUT) to EIO (IN) of next LSI. | V <sub>DD</sub> to V <sub>SS</sub> |
|            |        | (Row mode)<br>Input/output for shift data DIR = L : EIO1 is output, EIO2 is input<br>DIR = H : EIO1 is input, EIO2 is output   |                                    |
| DI1 to DI8 | Input  | (Column mode)<br>Input for data signal   |                                    |
|            |        | (Row mode)<br>DI1 to DI7 : Fix to H or L, DI8 : when DF = H, use as DIN  |                                    |
| DIR        | Input  | (Direction)<br>Input for data flow direction select  |                                    |
| /DSPOF     | Input  | (Display Off)<br>/DSPOF = L : Display-off mode, (O1 to O160) remain at the on V <sub>5</sub> level.<br>/DSPOF = H : Display-on mode, (O1 to O160) are operational.                     |                                    |
| DF         | Input  | (Data format)<br>Input for data bit select   |                                    |
| LP         | Input  | (Column mode)<br>Display data is latched on the falling edge of LP.<br>When EIO (IN) = L, setting $\overline{SCP} \cdot LP = H$ enables the 1st LSI.                                   |                                    |
|            |        | (Row mode)<br>Input for shift clock pulse  |                                    |
| FR         | Input  | (Frame)<br>Input for frame signal  |                                    |
| SCP        | Input  | (Column mode)<br>Input for shift clock pulse   |                                    |
|            |        | (Row mode)<br>Fix to H or L  |                                    |
| TEST       | Input  | (TEST)<br>Fix to L   |                                    |
| S/C        | Input  | Input for mode select : H = Column mode, L = Row mode  |                                    |

| PIN NAME                                 | I/O | FUNCTIONS                                | LEVEL |
|--|-----|--|-------|
| V <sub>DD</sub>                          | —   | Power supply for internal logic (+ 5.0V) | —     |
| V <sub>SS</sub>                          | —   | Power supply for internal logic (0V)     |       |
| V <sub>5</sub> L·R                       | —   | Power supply for LCD drive circuit       |       |
| V <sub>3/4</sub> L·R                     | —   | Power supply for LCD drive circuit       |       |
| V <sub>2/1</sub> L·R                     | —   | Power supply for LCD drive circuit       |       |
| V <sub>0</sub> L·R                       | —   | Power supply for LCD drive circuit       |       |
| V <sub>CC</sub> L·R, V <sub>SS</sub> L·R | —   | Power supply for LCD drive circuit       |       |

**RELATION BETWEEN FR, DATA INPUT AND OUTPUT LEVEL**

| FR | DATA INPUT | /DSPOF | OUTPUT LEVEL<br>(Column Mode) | OUTPUT LEVEL<br>(Row Mode) |
|----|------------|--------|-------------------------------|----------------------------|
| L  | L          | H      | V <sub>3</sub>                | V <sub>4</sub>             |
| L  | H          | H      | V <sub>5</sub>                | V <sub>0</sub>             |
| H  | L          | H      | V <sub>2</sub>                | V <sub>1</sub>             |
| H  | H          | H      | V <sub>0</sub>                | V <sub>5</sub>             |
| *  | *          | L      | V <sub>5</sub>                | V <sub>5</sub>             |

\* Don't care

**DATA INPUT FORMAT**

Column mode


| DIR | DF | BIT MODE | ENABLE PIN |      | (*1) | INPUT DATA LINE AND OUTPUT BUFFERS |      |      |      |      |      |      |      |
|-----|----|----------|------------|------|------|------------------------------------|------|------|------|------|------|------|------|
|     |    |          | EIO1       | EIO2 |      | DI1                                | DI2  | DI3  | DI4  | DI5  | DI6  | DI7  | DI8  |
| H   | L  | 4-BIT    | IN         | OUT  | L    | O160                               | O159 | O158 | O157 | —    | —    | —    | —    |
| F   |    |          |            |      | O4   | O3                                 | O2   | O1   | —    | —    | —    | —    |      |
| L   |    |          | OUT        | IN   | L    | O1                                 | O2   | O3   | O4   | —    | —    | —    | —    |
| F   |    |          |            |      | O157 | O158                               | O159 | O160 | —    | —    | —    | —    |      |
| H   | H  | 8-BIT    | IN         | OUT  | L    | O160                               | O159 | O158 | O157 | O156 | O155 | O154 | O153 |
| F   |    |          |            |      | O8   | O7                                 | O6   | O5   | O4   | O3   | O2   | O1   |      |
| L   |    |          | OUT        | IN   | L    | O1                                 | O2   | O3   | O4   | O5   | O6   | O7   | O8   |
| F   |    |          |            |      | O153 | O154                               | O155 | O156 | O157 | O158 | O159 | O160 |      |

(\*1) L : Last Data  
 F : First Data

Row mode


| DIR | DF | DATA FLOW          | DATA INPUT TERMINALS |      |     |
|-----|----|--------------------|----------------------|------|-----|
|     |    |                    | EIO1                 | EIO2 | DIN |
| L   | L  | O160→O1            | OUT                  | IN   | —   |
| H   |    | O1→O160            | IN                   | OUT  | —   |
| L   | H  | O160→O81<br>O80→O1 | OUT                  | IN   | IN  |
| H   |    | O1→O80<br>O81→O160 | IN                   | OUT  | IN  |

TIMING DIAGRAM (Column mode)



TIMING DIAGRAM (Row mode)

DIR = H, DUAL = L



**ABSOLUTE MAXIMUM RATINGS**

(Ensure that the following conditions are maintained,  $V_{CC} \geq V_0 \geq V_2 \geq V_3 \geq V_5 \geq V_{SS}$ )

| ITEM                  | SYMBOL     | PIN NAME             | RATING                 | UNIT |
|-----------------------|------------|----------------------|------------------------|------|
| Supply Voltage ①      | $V_{DD}$   | $V_{DD}$             | -0.3 to 7.0            | V    |
| Supply Voltage ②      | $V_{CC}$   | $V_{CCL/R}$          | -0.3 to 45.0           | V    |
| Supply Voltage ③      | $V_0, V_2$ | $V_{0L/R}, V_{2L/R}$ | -0.3 to $V_{CC} + 0.3$ | V    |
| Supply Voltage ④      | $V_3, V_5$ | $V_{3L/R}, V_{5L/R}$ | -0.3 to 7.0            | V    |
| Input Voltage         | $V_{IN}$   | (*2)                 | -0.3 to $V_{DD} + 0.3$ | V    |
| Operating Temperature | $T_{opr}$  | —                    | -20 to 75              | °C   |
| Storage Temperature   | $T_{stg}$  | —                    | -40 to 125             | °C   |

(\*2) SCP, FR, LP, DIR, DF, S/C, EIO1, EIO2, DI1 to 8, /DSPOF, TEST

**ELECTRICAL CHARACTERISTICS**

**DC CHARACTERISTICS**


(Unless otherwise noted,  $V_{SS} = 0V$ ,  $V_{DD} = 2.7$  to  $5.5V$ ,  $T_a = -20$  to  $75^\circ C$ )

| ITEM                     | SYMBOL   | TEST CIR-CUIT | TEST CONDITIONS   | MIN              | TYP. | MAX             | UNIT | PIN NAME    |   |
|--------------------------|----------|---------------|---|------------------|------|-----------------|------|-------------|---|
| Supply Voltage 1         | $V_{DD}$ | —             | —   | 2.7              | 5.0  | 5.5             | V    | $V_{DD}$    |   |
| Supply Voltage 2         | $V_{CC}$ | —             | —   | 14               | —    | 42              |      | $V_{CCL/R}$ |   |
| Input Voltage            | H Level  | $V_{IH}$      | (*2)  | 0.8<br>$V_{DD}$  | —    | $V_{DD}$        |      | V           | SCP, FR, LP, DIR, DF, S/C, EIO1, EIO2, DI1 to 8, /DSPOF, TEST |
|                          | L Level  | $V_{IL}$      |   | 0                | —    | 0.2<br>$V_{DD}$ |      |             |   |
| Output Voltage           | H Level  | $V_{OH}$      | $I_{OH} = -0.5mA$   | $V_{DD}$<br>-0.5 | —    | $V_{DD}$        | V    |             | EIO1, EIO2  |
|                          | L Level  | $V_{OL}$      | $I_{OL} = 0.5mA$  | 0                | —    | 0.5             |      |             |   |
| Output Resistance        | H Level  | $R_{OH}$      | $V_{OUT} = V_0 - 0.5V$ (*3)   | —                | 0.6  | 1.3             | kΩ   | O1 to 160   |   |
|                          | M Level  | $R_{OM}$      | $V_{OUT} = V_2 \pm 0.5V$ (*3)   | —                | 0.6  | 1.3             |      |             |   |
|                          |          |               | $V_{OUT} = V_3 \pm 0.5V$ (*3)   | —                | 0.6  | 1.3             |      |             |   |
|                          | L Level  | $R_{OL}$      | $V_{OUT} = V_5 + 0.5V$ (*3)   | —                | 0.6  | 1.3             |      |             |   |
| Current Consumption (*4) | $I_{DD}$ | —             | $V_{DD} = 5.5V$<br>$V_{CC} = 42V$<br>$f_{LP} = 33kHz$<br>$f_{FR} = 8.3kHz$<br>$f_{scp} = 8.0MHz$<br>Input Data : every bit inverted<br>$V_{IH} = 5.5V, V_{IL} = 0V$ | —                | —    | 4.0             | mA   | $V_{DD}$    |   |

(\*3)  $V_{CC} = 20V$ , 1/13 bias

(\*4) Current consumption while the internal data receiver is operating

AC ELECTRICAL CHARACTERISTICS (Column mode)



TEST CONDITIONS (1) ( $V_{SS} = 0V$ ,  $V_{DD} = 5V \pm 10\%$ ,  $V_{CC} = 14$  to  $42V$ ,  $T_a = -20$  to  $75^\circ C$ )

| ITEM                  | SYMBOL                | TEST CONDITIONS | MIN | MAX  | UNIT |
|-----------------------|-----------------------|-----------------|-----|------|------|
| Clock Cycle           | $t_c$                 | —               | 125 | —    | ns   |
| SCP Pulse Width       | $t_{cWL}$ , $t_{cWH}$ | —               | 50  | —    | ns   |
| Data Set-up Time      | $t_{DSU}$             | —               | 50  | —    | ns   |
| Data Hold Time        | $t_{DHD}$             | —               | 50  | —    | ns   |
| SCP Rise / Fall Time  | $t_r$ , $t_f$         | —               | —   | (*5) | ns   |
| LP Rise Time          | $t_{LRP}$             | —               | 50  | —    | ns   |
| LP Fall Time          | $t_{LFP}$             | —               | 50  | —    | ns   |
| LP Pulse Width        | $t_{LW}$              | —               | 45  | —    | ns   |
| SCP-to-LP Delay Time  | $t_{SL}$              | —               | 40  | —    | ns   |
| LP-to-SCP Delay Time  | $t_{LS}$              | —               | 40  | —    | ns   |
| EIO-in Fall Time      | $t_{EIFP}$            | —               | 40  | —    | ns   |
| EIO-in Pulse Width    | $t_{EIWP}$            | —               | 40  | —    | ns   |
| SCP-to-EIO Delay Time | $t_{SE}$              | —               | 20  | —    | ns   |
| EIO-out Delay Time    | $t_{EOD}$             | (*6)            | —   | 80   | ns   |

(\*5)  $t_r, t_f \leq (t_c - t_{cWH} - t_{cWL}) / 2$  and  $t_r, t_f \leq 50ns$


(\*6)  $C_L = 30pF$

TEST CONDITIONS (2) ( $V_{SS} = 0V$ ,  $V_{DD} = 2.7$  to  $4.5V$ ,  $V_{CC} = 14$  to  $42V$ ,  $T_a = -20$  to  $75^\circ C$ )

| ITEM                  | SYMBOL                | TEST CONDITIONS | MIN | MAX  | UNIT |
|-----------------------|-----------------------|-----------------|-----|------|------|
| Clock Cycle           | $t_C$                 | —               | 500 | —    | ns   |
| SCP Pulse Width       | $t_{CWH}$ , $t_{CWL}$ | —               | 240 | —    | ns   |
| Data Set-up Time      | $t_{DSU}$             | —               | 240 | —    | ns   |
| Data Hold Time        | $t_{DHD}$             | —               | 240 | —    | ns   |
| SCP Rise / Fall Time  | $t_r$ , $t_f$         | —               | —   | (*7) | ns   |
| LP Rise Time          | $t_{LRP}$             | —               | 220 | —    | ns   |
| LP Fall Time          | $t_{LFP}$             | —               | 240 | —    | ns   |
| LP Pulse Width        | $t_{LW}$              | —               | 240 | —    | ns   |
| SCP-to-LP Delay Time  | $t_{SL}$              | —               | 70  | —    | ns   |
| LP-to-SCP Delay Time  | $t_{LS}$              | —               | 100 | —    | ns   |
| EIO-in Fall Time      | $t_{EIFP}$            | —               | 240 | —    | ns   |
| EIO-in Pulse Width    | $t_{EIW}$             | —               | 240 | —    | ns   |
| SCP-to-EIO Delay Time | $t_{SE}$              | —               | 50  | —    | ns   |
| EIO-out Delay Time    | $t_{EOD}$             | (*8)            | —   | 260  | ns   |

(\*7)  $t_r$ ,  $t_f \leq (t_C - t_{CWH} - t_{CWL}) / 2$  and  $t_r$ ,  $t_f \leq 50ns$ (\*8)  $C_L = 30pF$

AC ELECTRICAL CHARACTERISTICS (Row mode)



TEST CONDITIONS (1) ( $V_{SS} = 0V$ ,  $V_{DD} = 4.5$  to  $5.5V$ ,  $V_{CC} = 14$  to  $42V$ ,  $T_a = -20$  to  $75^\circ C$ )

| ITEM                            | SYMBOL     | TEST CONDITIONS         | MIN | MAX | UNIT |
|---------------------------------|------------|-------------------------|-----|-----|------|
| LP Pulse Width H                | $t_{CWH}$  | LP                      | 30  | —   | ns   |
| LP Pulse Width L                | $t_{CWL}$  | LP                      | 195 | —   | ns   |
| SCP Rise / Fall Time            | $t_r, t_f$ | LP, FR, EIO1, EIO2, DIN | —   | 20  | ns   |
| Data Set-up Time                | $t_{DSU}$  | EIO1, EIO2, DIN         | 80  | —   | ns   |
| Data Hold Time                  | $t_{DHD}$  | EIO1, EIO2, DIN         | 0   | —   | ns   |
| EIO-out Delay Time A (*9)       | $t_{pdA}$  | EIO1, EIO2, DIN         | 5   | —   | ns   |
| EIO-out Delay Time B (*9)       | $t_{pdB}$  | EIO1, EIO2, DIN         | —   | 150 | ns   |
| LCD Drive Data Delay Time (*10) | $t_{pHL}$  | O1 to O120              | —   | 800 | ns   |

TEST CONDITIONS (2) ( $V_{SS} = 0V$ ,  $V_{DD} = 2.7$  to  $5.5V$ ,  $V_{CC} = 14$  to  $42V$ ,  $T_a = -20$  to  $75^\circ C$ )

| ITEM                            | SYMBOL     | TEST CONDITIONS         | MIN | MAX  | UNIT |
|---------------------------------|------------|-------------------------|-----|------|------|
| LP Pulse Width H                | $t_{CWH}$  | LP                      | 100 | —    | ns   |
| LP Pulse Width L                | $t_{CWL}$  | LP                      | 400 | —    | ns   |
| SCP Rise / Fall Time            | $t_r, t_f$ | LP, FR, EIO1, EIO2, DIN | —   | 20   | ns   |
| Data Set-up Time                | $t_{DSU}$  | EIO1, EIO2, DIN         | 100 | —    | ns   |
| Data Hold Time                  | $t_{DHD}$  | EIO1, EIO2, DIN         | 0   | —    | ns   |
| EIO-out Delay Time A (*9)       | $t_{pdA}$  | EIO1, EIO2, DIN         | 5   | —    | ns   |
| EIO-out Delay Time B (*9)       | $t_{pdB}$  | EIO1, EIO2, DIN         | —   | 400  | ns   |
| LCD Drive Data Delay Time (*10) | $t_{pHL}$  | O1 to O120              | —   | 1000 | ns   |

(\*9)  $C_L = 30pF$

(\*10)  $C_L = 20pF$

(Note) Insert the bypass capacitor ( $0.1\mu F$ ) between  $V_{DD}$  and  $V_{SS}$  to decrease power supply noise.

Place the bypass capacitor as close to the LSI as possible.