

## **Evaluation Board for CS4340 and CS4341**

#### **Features**

- Demonstrates recommended layout and grounding arrangements
- CS8414 Receives AES/EBU, S/PDIF, & EIAJ-340 Compatible Digital Audio
- Digital and Analog Patch Areas
- Requires only a digital signal source and power supplies for a complete Digital-to-Analog-Converter system


#### Description

The CDB4340/41 evaluation board is an excellent means for quickly evaluating the CS4340/41 family of 24-bit, stereo D/A converters. Evaluation requires an analog signal analyzer, a digital signal source, a PC for controlling the CS4341 and a power supply. Analog outputs are provided via RCA phono jacks for both channels.

The CS8414 digital audio receiver I.C. provides the system timing necessary to operate the Digital-to-Analog converters and will accept AES/EBU, S/PDIF, and EIAJ-340 compatible audio data. The evaluation board may also be configured to accept external timing signals for operation in a user application during system development.

#### ORDERING INFORMATION CDB4340, CDB4341

**Evaluation Board** 



Preliminary Product Information

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.

P.O. Box 17847, Austin, Texas 78760 (512) 445 7222 FAX: (512) 445 7581 http://www.cirrus.com

Copyright © Cirrus Logic, Inc. 1999 (All Rights Reserved)



#### **TABLE OF CONTENTS**

1.	CDB4340/41 SYSTEM OVERVIEW	3
2.	CS4340/41 DIGITAL TO ANALOG CONVERTER	3
3.	CS8414 DIGITAL AUDIO RECEIVER	3
4.	CS8414 DATA FORMAT	3
5.	ANALOG OUTPUT FILTER	4
6.	INPUT/OUTPUT FOR CLOCKS AND DATA	4
7.	POWER SUPPLY CIRCUITRY	4
8.	GROUNDING AND POWER SUPPLY DECOUPLING	4
9.	CDB4341 CONTROL PORT SOFTWARE	4

#### LIST OF FIGURES

8
9
10
11
12
13
14
15
16
17
18
19
20
21

#### LIST OF TABLES

Table 1. CS8414 Supported Formats	3
Table 2. System Connections	5
Table 3. CDB4340 Jumper Selectable Options	5
Table 4. CDB4341 (I2C Mode) Jumper Selectable Options	6
Table 5. CDB4341 (SPI Mode) Jumper Selectable Options	7

Contacting Cirrus Logic Support For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www.cirrus.com/corporate/contacts/

I 2 C is a registered trademark of Philips Semiconductors.

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and implies no license under patents, copyrights, trademarks, or trade secrets. No part of this publication may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Furthermore, no part of this publication may be used as a basis for manufacture or sale of any items without the prior written consent of Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their lespective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at http://www.cirrus.com.



#### 1. CDB4340/41 SYSTEM OVERVIEW

The CDB4340/41 evaluation board is an excellent means of quickly evaluating the CS4340/41. The CS8414 digital audio interface receiver provides an easy interface to digital audio signal sources including the majority of digital audio test equipment. The evaluation board also allows the user to supply clocks and data through a 10-pin header for system development.

The CDB4340/41 schematic has been partitioned into 10 schematics shown in Figures 2 through 11. Each partitioned schematic is represented in the system diagram shown in Figure 1. Notice that the the system diagram also includes the interconnections between the partitioned schematics.

#### 2. CS4340/41 DIGITAL TO ANALOG CONVERTER

A description of the CS4340 is included in the CS4340 data sheet. A description of the CS4341 is included in the CS4341 data sheet.

#### 3. CS8414 DIGITAL AUDIO RECEIVER

The system receives and decodes the standard S/PDIF data format using a CS8414 Digital Audio Receiver, Figure 4. The outputs of the CS8414 include a serial bit clock, serial data, left-right clock (FSYNC), de-emphasis control and a 256 Fs master clock. The operation of the CS8414 and a discussion of the digital audio interface are included in the CS8414 Datasheet.

During normal operation, the CS8414 operates in the Channel Status mode where the LED's display channel status information for the channel selected by the CSLR/FCK jumper. This allows the CS8414 to decode the de-emphasis bit from the digital audio interface for control of the CS4340 de-emphasis filter.

When the Error Information Switch is activated, the CS8414 operates in the Error and Frequency in-

formation mode. The information displayed by the LED's can be decoded by consulting the CS8414 data sheet. It is likely that the de-emphasis control for the CS4340 will be erroneous and produce an incorrect audio output if the Error Information Switch is activated and the CS4340 is in the internal serial clock mode.

Encoded sample frequency information can be displayed provided a proper clock is being applied to the FCK pin of the CS8414. When an LED is lit, this indicates a "1" on the corresponding pin located on the CS8414. When an LED is off, this indicates a "0" on the corresponding pin. Neither the L or R option of CSLR/FCK should be selected if the FCK pin is being driven by a clock signal.

The evaluation board has been designed such that the input can be either optical or coax (see Figure 6). However, both inputs cannot be driven simultaneously.

#### 4. CS8414 DATA FORMAT

The CS8414 data format can be set with jumpers M0, M1, M2, and M3, as described the CS8414 datasheet. The format selected must be compatible with the data format of the CS4340 or CS4341, shown in the CS4340 and CS4341 datasheets. Please note that the CS8414 does not support all the possible modes of the CS4340 or CS4341, see Table 1 for details. The default settings for M0-M3 on the evaluation board are given in Tables 3-5.

	CS4340 Format	CS8414 Format	External SCLK	Internal SCLK
0	-	2	Yes	Yes
1	0	2	Yes	No
2	1	0	No	Yes
3	2	Unsupported	-	-
4	-	Unsupported	-	-
5	3	5	Yes	No
6	-	6	Yes	Yes
7	0	2	Yes	No

**Table 1. CS8414 Supported Formats** 



#### 5. ANALOG OUTPUT FILTER

The evaluation board includes a pair of single pole passive filters. The passive filters, Fig. 3, have a corner frequency of approximately 95 kHz with JP3 and JP6 installed and 190 kHz without JP3 and JP6.

# 6. INPUT/OUTPUT FOR CLOCKS AND DATA

The evaluation board has been designed to allow the interface to external systems via the 10-pin header, J9. This header allows the evaluation board to accept externally generated clocks and data. The schematic for the clock/data I/O is shown in Figure 11. The 74HC243 transceiver functions as an I/O buffer where jumpers HDR1-HDR6 determine if the transceiver operates as a transmitter or receiver. A transmit function is implemented with the HDR1-HDR6 jumpers in the 8414 position. LRCK, SDATA, and SCLK from the CS8414 will be outputs on J9. The transceiver operates as a receiver with jumpers HDR1-HDR6 in the EXTER-NAL position. MCLK, LRCK, SDATA and SCLK on J9 become inputs.

#### 7. POWER SUPPLY CIRCUITRY

Power is supplied to the evaluation board by three binding posts (GND, +5V, +3V/+5V) (see Figure 10). The +5V input supplies power to the +5 Volt digital circuitry (VA+5, VD+5, VDPC+5), while the +3V/+5V input supplies power to the Voltage Level Converter and the CS4340/41 for evaluation in either +3 or +5 Volt mode. Note, the supply voltages, VCCA and VCCB, to the Voltage Level Converter (LVXC4245) must remain within 2.25 Volts of each other in order to maintain proper operation.

## 8. GROUNDING AND POWER SUPPLY DECOUPLING

The CS4340/41 requires careful attention to power supply and grounding arrangements to optimize performance. Figure 10 details the power distribution used on this board. The CDB4340/41 ground plane is split to control the digital return currents in order to minimize digital interference. The decoupling capacitors are located as close to the CS4340/41 as possible. Extensive use of ground plane fill on both the analog and digital sections of the evaluation board yields large reductions in radiated noise.

#### 9. CDB4341 CONTROL PORT SOFTWARE

The CDB4341 is shipped with Windows based software for interfacing with the CS4341 control port via the DB25 connector, P1. The software can be used to communicate with the CS4341 in either SPI or  $I^2C$  mode; however, in SPI mode the CS4341 registers are write-only.

Run SETUP.EXE from the distribution diskette to install the software. Further documentation for the software is available on the distribution diskette. The documentation is available in the plain text format file, README.TXT.



CONNECTOR	INPUT/OUTPUT	SIGNAL PRESENT	
+5 V	input	+ 5 Volt power	
+3V/+5V	input	ut + 3 Volt or + 5 Volt power for the CS4340/41 and the Voltage Level Converter	
GND	input	ground connection from power supply	
Digital input	input	digital audio interface input via coax	
Optical input	input	digital audio interface input via optical	
J9	input/output	I/O for master, serial, left/right clocks and serial data	
Parallel Port	input/output	parallel connection to PC for SPI/I <sup>2</sup> C control port signals	
Control I/O	input/output	I/O for SPI/I <sup>2</sup> C control port signals	
AOUTA	output	channel A analog output with single-pole passive filter	
AOUTB	output	channel B analog output with single-pole passive filter	

#### Table 2. System Connections

JUMPER	PURPOSE	POSITION	FUNCTION SELECTED
CSLR/FCK	Selects channel for CS8414	HI	See CS8414 Datasheet for details
	channel status information	*LO	
M0	CS8414 mode selection	*Low	See CS8414 Datasheet for details
M1		*High	
M2		*Low	
M3		*Low	
SCLK	Selects SCLK Mode	INT	Internal SCLK Mode
		*EXT	External SCLK Mode
DEM_8414	Selects source of de-emphasis	*8414	CS8414 de-emphasis
	control	DEM	De-emphasis input static low
HDR1-6	Selects source of clocks and	*8414	Selects CS8414 as source
	audio data	EXT	Digital I/O header becomes an source
HDR 7	Enables the external mute for	*ON	Mute Enabled
	AOUTA	OFF	Mute Disabled
HDR 8	Enables the external mute for	*ON	Mute Enabled
	AOUTB	OFF	Mute Disabled
MCLK	Selects High-Rate or Base-Rate	*x1	Selects Base-Rate Mode
	Modes	÷2	Selects High-Rate Mode
HDR15	DIF1	HI	See CS4340 Datasheet for details
		*LOW	
HDR16	DIF0	HI	See CS4340 Datasheet for details
		*LOW	
HDR17	DEM0	HI	See CS4340 Datasheet for details
		*LOW	
ENCTRL	Enables/Disables parallel port	Enable	Invalid for CS4340
		*Disable	Disables parallel port

#### Table 3. CDB4340 Jumper Selectable Options

\*Default setting from factory



JUMPER	PURPOSE	POSITION	FUNCTION SELECTED
CSLR/FCK	Selects channel for CS8414 channel status information	HI *LO	See CS8414 Datasheet for details
M0 M1 M2 M3	CS8414 mode selection	*Low *High *Low *Low	See CS8414 Datasheet for details
SCLK	Selects SCLK Mode	INT *EXT	Internal SCLK Mode External SCLK Mode
DEM_8414	Selects source of de-emphasis control	*8414 DEM	"Don't Care" for CS4341
HDR1-6	Selects source of clocks and audio data	*8414 EXT	Selects CS8414 as source Digital I/O header becomes an source
HDR 7	Enables the external mute for AOUTA	*ON OFF	Mute Enabled Mute Disabled
HDR 8	Enables the external mute for AOUTB	*ON OFF	Mute Enabled Mute Disabled
MCLK	Selects High-Rate or Base-Rate Modes	*x1 ÷2	Selects Base-Rate Mode Selects High-Rate Mode
HDR15	SCL Pull-Up	*HI LOW	SCL pulled high Invalid for I <sup>2</sup> C mode
HDR16	SDA Pull-Up	*HI LOW	SDA pulled high Invalid for I <sup>2</sup> C mode
HDR17	AD0	HI *LOW	"Don't Care" for Control Port Mode
ENCTRL	Enables/Disables parallel port	*Enable Disable	Enables parallel port Disables parallel port (must use HDR14)

#### Table 4. CDB4341 (I<sup>2</sup>C Mode) Jumper Selectable Options

\*Default setting from factory

Notes: The CDB4341 evaluation board is shipped from the factory configured for  $I^2C$  mode.



JUMPER	PURPOSE	POSITION	FUNCTION SELECTED
CSLR/FCK	Selects channel for CS8414 channel status information	HI *LO	See CS8414 Datasheet for details
M0 M1 M2 M3	CS8414 mode selection	*Low *High *Low *Low	See CS8414 Datasheet for details
SCLK	Selects SCLK Mode	INT *EXT	Internal SCLK Mode External SCLK Mode
DEM_8414	Selects source of de-emphasis control	*8414 DEM	"Don't Care" for CS4341
HDR1-6	Selects source of clocks and audio data	*8414 EXT	Selects CS8414 as source Digital I/O header becomes an source
HDR 7	Enables the external mute for AOUTA	*ON OFF	Mute Enabled Mute Disabled
HDR 8	Enables the external mute for AOUTB	*ON OFF	Mute Enabled Mute Disabled
MCLK	Selects High-Rate or Base-Rate Modes	*x1 ÷2	Selects Base-Rate Mode Selects High-Rate Mode
HDR15	CCLK Pull-up or Pull-down	*HI LOW	"Don't Care" for SPI mode
HDR16	CDIN Pull-up or Pull-down	*HI LOW	"Don't Care" for SPI mode
HDR17	CS Pull-up	HI *LOW	"Don't Care" for Control Port Mode
ENCTRL	Enables/Disables parallel port	*Enable Disable	Enables parallel port Disables parallel port (must use HDR14)

#### Table 5. CDB4341 (SPI Mode) Jumper Selectable Options

\*Default setting from factory

Notes: When in SPI mode, it is not possible to read the control registers of the CS4341. The CDB4341 evaluation board is shipped from the factory configured for I<sup>2</sup>C mode.








Figure 1. System Block Diagram and Signal Flow










Figure 3. Analog Output Passive Filter

DS297DB3







Figure 4. External Mute Circuit

1





13









Figure 8. Control Port Interface

CDB4340/41









Figure 10. Power Supply

17








Figure 12. Silkscreen Top








Figure 13. Top Side





Figure 14. Bottom Side

