

rev 1.0

3.3V µP Power Supply Monitor and Reset Circuit

General Description

The ASM1832 is a fully integrated microprocessor supervisor. It can halt and restart a "hung-up" microprocessor, restart a microprocessor after a power failure. It has a watchdog timer and external reset override. RESET and RESET outputs are push-pull.

A precision temperature-compensated reference and comparator circuits monitor the 3.3V, V_{CC} input voltage status. During power-up or when the V_{CC} power supply falls outside selectable tolerance limits, both RESET and RESET become active. When V_{CC} rises above the threshold voltage, the reset signals remain active for an additional 250ms minimum, allowing the power supply and system microprocessor to stabilize. The trip point tolerance signal, TOL, selects the trip level tolerance to be either 10% or 20%.

A debounced manual reset input, $\overrightarrow{\mathsf{PBRST}}$, activates the reset outputs for a minimum period of 250ms. There is a watchdog timer to stop and restart a microprocessor that is "hung-up". The watchdog timeouts periods are selectable: 150ms, 610ms, and 1200ms. If the $\overrightarrow{\mathsf{ST}}$ input is not strobed LOW before the time-out period expires, a reset is generated. Devices are available in 8-pin DIP, 8-pin SO and compact 8-pin MicroSO packages.


Key Features

- 3.3V supply monitor
- Push-pull output
- Selectable watchdog period
- Debounce manual push-button reset input
- Precision temperature-compensated voltage reference and comparator.
- Power-up, power-down and brown out detection
- 250ms minimum reset time
- Active LOW and HIGH reset signal
- Selectable trip point tolerance: 10% or 20%
- Low-cost 8-pin DIP/SO and 8-pin Micro SO packages
- Wide operating temperature -40°C to +85°C


Applications

- Microprocessor systems
- Computers
- Controllers
- Portable instruments
- Automotive systems

Typical Operating Circuit



Block Diagram




Alliance Semiconductor 2575 Augustine Drive . Santa Clara, CA 95054 . Tel: 408.855.4900 . Fax: 408.855.4999 . www.alsc.com

Notice: The information in this document is subject to change without notice



rev 1.0 Pin Configuration



Pin Description

Pin # 8-Pin Package	Pin Name	Function		
1	PBRST	Debounced manual pushbutton reset input.		
2	TD	Watchdog time delay selection. (t_{TD} = 150ms for TD = GND, t_{TD} = 610ms for TD=Open, and t_{TD} = 1200ms for TD = V _{CC}).		
3	TOL	Selects 10% (TOL connected to GND) or 20% (TOL connected to $V_{CC})$ trip point tolerance.		
4	GND	Ground.		
5	RESET	 Active HIGH reset output. RESET is active: 1. If V_{CC} falls below the reset voltage trip point. 2. If PBRST is LOW. 3. If ST is not strobed LOW before the timeout period set by TD expires. 4. During power-up. 		
6	RESET	Active LOW reset output. (See RESET).		
7	ST	Strobe input.		
8	V _{CC}	3.3V power.		

October 2003



ASM1832

rev 1.0

Detailed Description

The ASM1832 monitors the microprocessor or microcontroller power supply and issues reset signals, both active HIGH and active LOW, that halt processor operation whenever the power supply voltage levels are outside a predetermined tolerance.

RESET and RESET outputs


RESET and RESET signals are active for a minimum of 250ms after the supply has returned to in-tolerance level. This allows the power supply and monitored processor to stabilize before instruction execution is allowed to begin.


Trip Point Tolerance Selection

The TOL input is used to determine the level V_{CC} can vary below 3.3V without asserting a reset. With TOL conected to V_{CC}, RESET and RESET become active whenever V_{CC} falls below 2.64V. RESET and RESET become active when the V_{CC} falls below 2.98V if TOL is connected to ground.

After V_{CC} has risen above the trip point set by TOL, RESET and $\overrightarrow{\text{RESET}}$ remain active for a minimum time period of 250ms. On power-down, one V_{CC} falls below the reset threshold RESET stays LOW and is guaranteed to be 0.4V or less until V_{CC} drops below 1.2V. The active HIGH reset signal is valid down to a V_{CC} level of 1.2V also.

Tolerance Select	Tolerance	TRIP Point Voltage (V)		
Oelect		Min	Nom	Max
TOL = V_{CC}	20%	2.47	2.55	2.64
TOL = GND	10%	2.80	2.88	2.97





Application Information

Manual Reset Operation

Push-button switch input, $\overline{\text{PBRST}}$, allows the user to override the internal trip point detection circuits and issue reset signals. The pushbutton input is debounced and is pulled HIGH through an internal $40 \text{k}\Omega$ resistor.

When $\overline{\text{PBRST}}$ is held LOW for the minimum time t_{PB} , both resets become active and remain active for a minimum time period of 250ms after $\overline{\text{PBRST}}$ returns HIGH.

October 2003





ASM1832

rev 1.0

The debounced input is guaranteed to recognize pulses greater than 20ms. No external pull-up resistor is required, since $\overrightarrow{\mathsf{PBRST}}$ is pulled HIGH by an internal 40k Ω resistor.

The PBRST can be driven from a TTL or CMOS logic line or shorted to ground with a mechanical switch.






Watchdog Timer and ST Input

A watchdog timer stops and restarts a microprocessor that is "hung-up". The μ P must toggle the \overline{ST} input within a set period (as selectable through TD input) to verify proper software execution. If the \overline{ST} is not toggled low within the minimum timeout period, reset signals become active. On power-up after the supply voltage returns to an in-tolerance condition, the reset signal remains active for 250ms minimum, allowing the power supply and system microprocessor to stabilize.


ST Pulses as short as 20ns can be detected.



Timeouts periods of approximately 150ms, 610ms or 1,200ms are selected through the TD pin.

TD Voltage level	Watchdog Time-out Period (ms)			
	Min Nom		Max	
GND	62.5	150	250	
Floating	250	610	1000	
V _{CC}	500	1200	2000	

The watchdog timer can not be disabled. It must be strobed with a high-to-low transition to avoid watchdog timeout and reset.





rev 1.0

Absolute Maximum Ratings

Parameter	Min	Мах	Unit			
Voltage on VCC	-0.5	7	V			
Voltage on ST, TD	-0.5	V _{CC} + 0.5	V			
Voltage on PBRST, RESET, RESET	-0.5	V _{CC} + 0.5	V			
Operating Temperature Range	-40	+85	°C			
Soldering Temperature (for 10 sec)		+260	°C			
Storage Temperature	-55	+125	°C			
Note: 1. Voltages are measured with respect to ground 2. These are stress ratings only and functional implication is not implied. Exposure to absolute maxi- mum ratings for extended periods may affect device reliability.						

DC Electrical Characteristics

Unless otherwise stated, 1.2 <= V_{CC} <=5.5V and over the operating temperature range of -40°C to +85°C. All voltages are referenced to ground.

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Supply Voltage	V _{CC}		1.0		5.5	V
ST and PBRST Input High Level	V _{IH}	V _{CC} >=2.7V	2		V _{CC} + 0.3	V
ST and PBRST Input High Level	V _{IH}	V _{CC} <2.7V	V _{CC} - 0.4V			V
ST and PBRST Input Low Level	V _{IL}		-0.3		0.5	V
V _{CC} Trip Point (T _{OL} = GND)	V _{CCTP}		2.80	2.88	2.97	V
V_{CC} Trip Point (T _{OL} = V_{CC})	V _{CCTP}		2.47	2.55	2.64	V
Watchdog Timeout Period	t _{TD}	T _D = GND	62.5	150	250	ms
Watchdog Timeout Period	t _{TD}	T _D = VCC	500	1200	2000	ms
Watchdog Timeout Period	t _{TD}	T _D Floating	250	610	1000	ms

October 2003



ASM1832

rev 1.0

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Output Voltage	V _{OH}	I=-500μA, V _{CC} < 27.V Note 1	V _{CC} - 0.3V	V _{CC} - 0.1V		V
Output Current	I _{ОН}	Output = 2.4V, V _{CC} >=2.7V		350		μA
Output Current	I _{OL}	Output = 0.4V, V _{CC} >=2.7V	10			mA
Input Leakage	IIL		-1.0		1.0	μA
RESET Low Level	V _{OL}	Note 1			0.4	V
Internal Pull-up Resistor		PBRST pin		40		kΩ
Operating Current	I _{CC1}	Outputs open, $V_{CC} \le 3.6V$ and all inputs at V_{CC} or GND			20	μΑ
Input Capacitance	C _{IN}				5	pF
Output Capacitance	C _{OUT}				7	pF
PBRST Manual Reset Minimum Low Time	t _{PB}	PBRST = V _{IL}	20			ms
Reset Active Time	t _{RST}		250	610	1000	ms
ST Pulse Width	t _{ST}	Must not exceed t _{RD} mini- mum. Watchdog cannot be disabled.	20			ns
V _{CC} Fail Detect to RESET or RESET	t _{RPD}	Pulses < 2 µs at V _{CCTP} mini- mum will not cause reset		5	8	μs
V _{CC} Slew Rate	t _F		20			μs
PBRST Stable LOW to RESET and RESET Active	t _{PDLY}				20	ms
V_{CC} Detect to RESET or RESET inactive	t _{RPU}	t _{rise} =5µs	250	610	1000	ms
V _{CC} Slew Rate	t _R		0			ns

Notes

1. RESET remains within 0.5V of V_{CC} on power-down until V_{CC} falls below 2V. $\overline{\text{RESET}}$ remains within 0.5V of ground on power-don until V_{CC} falls below 2.0V.




ASM1832

rev 1.0

Package Information


MicroSO (8-Pin)



SO (8-Pin)


b2

b



Plastic DIP (8-Pin) \rightarrow DI \rightarrow DI

Ā



	Incl	nes	Millimeteres		
	Min	Max	Min	Max	
MicroSO (8-			Pin)		
А	-	0.0433	-	0.10	
A1	0.0020	0.0059	0.050	0.15	
A2	0.0295	0.0374	0.75	0.95	
b	0.0098	0.0157	0.25	0.40	
С	0.0051	0.0091	0.13	0.23	
D	0.1142	0.1220	2.90	3.10	
е	0.0256	6 BSC	0.65	BSC	
Е	0.193	BSC	4.90	BSC	
E1	0.1142	0.1220	2.90	3.10	
L	0.0157	0.0276	0.40	0.70	
а	0°	6°	0°	6°	
		SO (8-Pir	1)		
А	0.053	0.069	1.35	1.75	
A1	0.004	0.010	0.10	0.25	
В	0.013	0.020	0.33	0.51	
С	0.007	0.010	0.19	0.25	
е	0.0	50	1.27		
Е	0.150	0.157	3.80	4.00	
Н	0.228	0.244	5.80	6.20	
L	0.016	0.050	0.40	1.27	
D	0.189	0.197	4.80	2.00	
		Plastic DIP (8	3-Pin)		
А	-	0.210	-	5.33	
A1	0.015	-	0.38	-	
A2	0.115	0.195	2.92	4.95	
b	0.014	0.022	0.36	0.56	
b2	0.045	0.070	1.14	1.78	
b3	0.030	0.045	0.80	1.14	
D	0.355	0.400	9.02	10.16	
D1	0.005	-	0.13	-	
Е	0.300	0.325	7.62	8.26	
E1	0.240	0.280	6.10	7.11	
е	0.100	-	2.54		
eA	0.300	-	7.62		
eВ	-	0.430	-	10.92	
eC	-	0.060			
L	0.115	0.150	2.92	3.81	

3.3V µP Power Supply Monitor and Reset Circuit

Notice: The information in this document is subject to change without notice



rev 1.0 Ordering Information

Part Number	Package	Operating Temperature Range	Maximum Supply Current (μA)	Voltage Monitoring Application
ASM1832	8-Pin DIP	-40°C to 85°C	20	3.3 V
ASM1832S	8-SO	-40°C to 85°C	20	3.3 V
ASM1832SEMA	8-MicroSO	-40°C to 85°C	20	3.3 V





Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054 Tel: 408 - 855 - 4900 Fax: 408 - 855 - 4999 www.alsc.com Copyright © Alliance Semiconductor All Rights Reserved Part Number: ASM1832 Document Version: 1.0

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale. The purchase of products from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not assume or failance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failuance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance produ