

# 512 Kbit (64Kb x 8) Low Voltage OTP EPROM

- LOW VOLTAGE READ OPERATION: 2.7V to 3.6V
- FAST READ ACCESS TIME:
  - 90ns at  $V_{CC} = 3.0V$  to 3.6V
  - 100ns at  $V_{CC} = 2.7V$  to 3.6V
- PIN COMPATIBLE with M27C512
- LOW POWER CONSUMPTION:
  - 15μA max Standby Current
  - 15mA max Active Current at 5MHz
- PROGRAMMING TIME 100µs/byte (typical)
- HIGH RELIABILITY CMOS TECHNOLOGY
  - 2,000V ESD Protection
  - 200mA Latchup Protection Immunity
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 20h
  - Device Code: 3Dh



The M27W512 is a low voltage 512 Kbit EPROM offered in the OTP range (one time programmable). It is ideally suited for microprocessor systems and is organized as 65,536 by 8 bits.

The M27W512 operates in the read mode with a supply voltage as low as 2.7V at -40 to 85°C temperature range. The decrease in operating power allows either a reduction of the size of the battery or an increase in the time between battery recharges.

The M27W512 is offered in PLCC32 and TSOP28 (8 x 13.4 mm) packages.

**Table 1. Signal Names** 

A0-A15	Address Inputs
Q0-Q7	Data Outputs
Ē	Chip Enable
GV <sub>PP</sub>	Output Enable / Program Supply
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground





Figure 1. Logic Diagram



September 1998 1/13

Figure 2A. LCC Pin Connections





Figure 2B. TSOP Pin Connections



Warning: NC = Not Connected, DU = Don't Use

Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature (3)	-40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> (2)	Input or Output Voltages (except A9)	–2 to 7	V
Vcc	Supply Voltage	–2 to 7	V
V <sub>A9</sub> (2)	A9 Voltage	-2 to 13.5	V
V <sub>PP</sub>	Program Supply Voltage	–2 to 14	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. Minimum DC voltage on Input or Output is –0.5V with possible undershoot to –2.0V for a period less than 20ns. Maximum DC

3. Depends on range.

Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V with possible overshoot to V<sub>CC</sub> +2V for a period less than 20ns.

**Table 3. Operating Modes** 

Mode	Ē	GV <sub>PP</sub>	A9	Q0 - Q7
Read	V <sub>IL</sub>	V <sub>IL</sub>	X	Data Out
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	X	Hi-Z
Program	V <sub>IL</sub> Pulse	$V_{PP}$	Х	Data In
Program Inhibit	V <sub>IH</sub>	$V_{PP}$	Х	Hi-Z
Standby	V <sub>IH</sub>	X	X	Hi-Z
Electronic Signature	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>ID</sub>	Codes

**Note**:  $X = V_{IH}$  or  $V_{IL}$ ,  $V_{ID} = 12V \pm 0.5V$ 

**Table 4. Electronic Signature** 

Identifier	Α0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	$V_{IL}$	0	0	1	0	0	0	0	0	20h
Device Code	V <sub>IH</sub>	0	0	1	1	1	1	0	1	3Dh

#### **DEVICE OPERATION**

The modes of operations of the M27W512 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for  $\overline{\text{GV}}_{PP}$  and 12V on A9 for Electronic Signature.

#### **Read Mode**

The M27W512 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{E}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{G}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (tavqv) is equal to the delay from  $\overline{E}$  to output (telqv). Data is available at the output after a delay of tglqv from the falling edge of  $\overline{G}$ , assuming that  $\overline{E}$  has been low and the addresses have been stable for at least tavqv-tglqv.

# Standby Mode

The M27W512 has a standby mode which reduces the supply current from 15mA to 15 $\mu$ A with low voltage operation V<sub>CC</sub>  $\leq$  3.6V, see Read Mode DC

Characteristics table for details. The M27W512 is placed in the standby mode by applying a CMOS high signal to the  $\overline{E}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{GV}_{PP}$  input.

#### **Two Line Output Control**

Because EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines,  $\overline{E}$  should be decoded and used as the primary device selecting function, while  $\overline{G}$  should be made a common connection to all devices in the array and connected to the  $\overline{READ}$  line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

**Table 5. AC Measurement Conditions** 

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 3. AC Testing Input Output Waveform




Figure 4. AC Testing Load Circuit




Table 6. Capacitance (1)  $(T_A = 25 \, ^{\circ}C, f = 1 \, \text{MHz})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF

Note. 1. Sampled only, not 100% tested.

# **System Considerations**

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current,  $I_{CC}$ , has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of  $\overline{E}$ . The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output.

The associated transient voltage peaks can be suppressed by complying with the two line output

control and by properly selected decoupling capacitors. It is recommended that a  $0.1\mu F$  ceramic capacitor be used on every device between  $V_{CC}$  and  $V_{SS}$ . This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a  $4.7\mu F$  bulk electrolytic capacitor should be used between  $V_{CC}$  and  $V_{SS}$  for every eight devices. The bulk capacitor should be located near the power supplyconnection point.The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Table 7. Read Mode DC Characteristics <sup>(1)</sup>  $(T_A = -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 2.7\text{V to } 3.6\text{V}; V_{PP} = V_{CC})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±10	μΑ
I <sub>LO</sub>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μΑ
Icc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL}, \\ I_{OUT} = 0mA, \ f = 5MHz, \\ V_{CC} \leq 3.6V$		15	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	E = V <sub>IH</sub>		1	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E} > V_{CC} - 0.2V$ , $V_{CC} \le 3.6V$		15	μА
I <sub>PP</sub>	Program Current	$V_{PP} = V_{CC}$		10	μΑ
V <sub>IL</sub>	Input Low Voltage		-0.6	0.2 V <sub>CC</sub>	V
V <sub>IH</sub> <sup>(2)</sup>	Input High Voltage		0.7 V <sub>CC</sub>	VCC + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -1mA	2.4		V

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

2. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V.

# Table 8. Read Mode AC Characteristics <sup>(1)</sup> $(T_A = -40 \text{ to } 85^{\circ}\text{C}; \ V_{CC} = 2.7 \text{V to } 3.6 \text{V}; \ V_{PP} = V_{CC})$

			M27W512								
Symbol	Alt	Parameter	Test Condition	-100 <sup>(3)</sup>				-120 (-150/-200)		Unit	
				V <sub>CC</sub> = 3.0	V to 3.6V	V <sub>CC</sub> = 2.7	V to 3.6V	V <sub>CC</sub> = 2.7	V to 3.6V		
				Min	Max	Min	Max	Min	Max		
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{\underline{E}}_{=} V_{IL},$ $G = V_{IL}$		90		100		120	ns	
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		90		100		120	ns	
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid	$\overline{E} = V_IL$		50		60		70	ns	
t <sub>EHQZ</sub> (2)	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	50	0	60	0	70	ns	
t <sub>GHQZ</sub> (2)	t <sub>DF</sub>	Output Enable High to Output Hi-Z	E = V <sub>IL</sub>	0	50	0	60	0	70	ns	
t <sub>AXQX</sub>	t <sub>OH</sub>	Address Transition to Output Transition	$\overline{\underline{\underline{E}}} = V_{IL},$ $\overline{G} = V_{IL}$	0		0		0		ns	

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
2. Sampled only, not 100% tested.
3. Speed obtained with High Speed AC measurement conditions.

Figure 5. Read Mode AC Waveforms




Table 9. Programming Mode DC Characteristics <sup>(1)</sup> (TA = 25 °C; VCC =  $6.25V \pm 0.25V$ ; VPP =  $12.75V \pm 0.25V$ )

Symbol	Parameter	Test Condition	Min	Max	Unit
lu	Input Leakage Current	$V_{IL} \leq V_{IN} \leq V_{IH}$		±10	μΑ
Icc	Supply Current			50	mA
I <sub>PP</sub>	Program Current	E = V <sub>IL</sub>		50	mA
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage		2	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	$I_{OH} = -1mA$	3.6		V
V <sub>ID</sub>	A9 Voltage		11.5	12.5	V


 $\textbf{Note:} \quad \text{1. } V_{CC} \text{ must be applied simultaneously with or before } V_{PP} \text{ and removed simultaneously or after } V_{PP}.$ 

Table 10. MARGIN MODE AC Characteristics (1)  $(T_A=25~^{\circ}C;~V_{CC}=6.25V\pm0.25V;~V_{PP}=12.75V\pm0.25V)$ 

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t <sub>A9HVPH</sub>	t <sub>AS9</sub>	VA9 High to V <sub>PP</sub> High		2		μs
t <sub>VPHEL</sub>	t <sub>VPS</sub>	V <sub>PP</sub> High to Chip Enable Low		2		μs
t <sub>A10HEH</sub>	t <sub>AS10</sub>	VA10 High to Chip Enable High (Set)		1		μs
t <sub>A10LEH</sub>	t <sub>AS10</sub>	VA10 Low to Chip Enable High (Reset)		1		μs
t <sub>EXA10X</sub>	t <sub>AH10</sub>	Chip Enable Transition to VA10 Transition		1		μs
t <sub>EXVPX</sub>	t <sub>VPH</sub>	Chip Enable Transition to V <sub>PP</sub> Transition		2		μs
t <sub>VPXA9X</sub>	t <sub>AH9</sub>	V <sub>PP</sub> Transition to VA9 Transition		2		μs

Note: 1. Vcc must be applied simultaneously with or before VPP and removed simultaneously or after VPP.

Figure 6. MARGIN MODE AC Waveforms



**Note:** A8 High level = 5V; A9 High level = 12V.


Table 11. Programming Mode AC Characteristics (1) (T<sub>A</sub> = 25 °C; V<sub>CC</sub> = 6.25V  $\pm$  0.25V; V<sub>PP</sub> = 12.75V  $\pm$  0.25V)

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Valid to Chip Enable Low		2		μs
t <sub>QVEL</sub>	t <sub>DS</sub>	Input Valid to Chip Enable Low		2		μs
t <sub>VCHEL</sub>	t <sub>VCS</sub>	V <sub>CC</sub> High to Chip Enable Low		2		μs
t <sub>VPHEL</sub>	toes	V <sub>PP</sub> High to Chip Enable Low		2		μs
t <sub>VPLVPH</sub>	t <sub>PRT</sub>	V <sub>PP</sub> Rise Time		50		ns
t <sub>ELEH</sub>	t <sub>PW</sub>	Chip Enable Program Pulse Width (Initial)		95	105	μs
t <sub>EHQX</sub>	t <sub>DH</sub>	Chip Enable High to Input Transition		2		μs
t <sub>EHVPX</sub>	toeh	Chip Enable High to V <sub>PP</sub> Transition		2		μs
t <sub>VPLEL</sub>	t <sub>VR</sub>	V <sub>PP</sub> Low to Chip Enable Low		2		μs
t <sub>ELQV</sub>	t <sub>DV</sub>	Chip Enable Low to Output Valid			1	μs
t <sub>EHQZ</sub> (2)	t <sub>DFP</sub>	Chip Enable High to Output Hi-Z		0	130	ns
t <sub>EHAX</sub>	t <sub>AH</sub>	Chip Enable High to Address Transition		0		ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

2. Sampled only, not 100% tested.

Figure 7. Programming and Verify Modes AC Waveforms



#### **Programming**

The M27W512 has been designed to be fully compatible with the M27C512 and has the same electronic signature. As a result the M27W512 can be programmed as the M27C512 on the same programming equipment applying 12.75V on VPP and 6.25V on VCC. The M27W512 can use PRESTO IIB Programming Algorithm that drastically reduces the programming time. Nevertheless to achieve compatibility with all programming equipments, PRESTO II Programming Algorithm can be used as well

When delivered, all bits of the M27W512 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The M27W512 is in the programming mode when VPP input is at 12.75V and  $\overline{E}$  is pulsed to V<sub>IL</sub>. The data to be programmed is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. VCC is specified to be  $6.25V \pm 0.25V.$ 

# **PRESTO IIB Programming Algorithm**

PRESTO IIB Programming Algorithm allows the whole array to be programmed with a guaranteed margin, in a typical time of 6.5 seconds. This can be achieved with STMicroelectronics M27W512 due to several design innovations described in the M27W512 datasheet to improve programming efficiency and to provide adequate margin for reliability. Before starting the programming the internal MARGIN MODE circuit is set in order to guarantee that each cell is programmed with enough margin. Then a sequence of 100µs program pulses is applied to each byte until a correct verify occurs. No overprogram pulses are applied since the verify in MARGIN MODE at V<sub>CC</sub> much higher than 3.6V, provides the necessary margin.


# **Program Inhibit**

Programming of multiple M27W512s in parallel with different data is also easily accomplished. Except for  $\overline{E}$ , all like inputs including  $\overline{G}V_{PP}$  of the parallel M27W512 may be common. A TTL low level pulse applied to a M27W512's  $\overline{E}$  input, with  $V_{PP}$  at 12.75V, will program that M27W512. A high level  $\overline{E}$  input inhibits the other M27W512s from being programmed.

#### **Program Verify**

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $\overline{G}$  at  $V_{IL}$ . Data should be verified with  $t_{ELQV}$  after the falling edge of  $\overline{E}$ .

Figure 8. Programming Flowchart



# **On-Board Programming**

The M27W512 can be directly programmed in the application circuit. See the relevant Application Note AN620.


### **Electronic Signature**

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the  $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$  ambient temperature range that is required when programming the M27W512. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27W512. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during Electronic Signature mode.

Byte 0 ( $A0=V_{IL}$ ) represents the manufacturer code and byte 1 ( $A0=V_{IH}$ ) the device identifier code. For the STMicroelectronics M27W512, these two identifier bytes are given in Table 4 and can be read-out on outputs Q0 to Q7.

Note that the M27W512 and M27C512 have the same identifier byte.

# **ORDERING INFORMATION SCHEME**




Notes: 1. High Speed, see AC Characteristics section for further information. 2. This speed also guarantees 90ns access time at  $V_{CC} = 3.0V$  to 3.6V. 3. These speeds are replaced by the 120ns.

For a list of available options (Speed, Package etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

**57** 


Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
Α		2.54	3.56		0.100	0.140	
A1		1.52	2.41		0.060	0.095	
A2		_	0.38		_	0.015	
В		0.33	0.53		0.013	0.021	
B1		0.66	0.81		0.026	0.032	
D		12.32	12.57		0.485	0.495	
D1		11.35	11.56		0.447	0.455	
D2		9.91	10.92		0.390	0.430	
E		14.86	15.11		0.585	0.595	
E1		13.89	14.10		0.547	0.555	
E2		12.45	13.46		0.490	0.530	
е	1.27	-	_	0.050	_	_	
F		0.00	0.25		0.000	0.010	
R	0.89	_	_	0.035	_	_	
N	32			32			
Nd	7			7			
Ne	9			9			
СР			0.10			0.004	



Drawing is not to scale

TSOP28 - 28 lead Plastic Thin Small Outline, 8 x 13.4mm

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
Α			1.25			0.049
A1			0.20			0.008
A2		0.95	1.15		0.037	0.045
В		0.17	0.27		0.007	0.011
С		0.10	0.21		0.004	0.008
D		13.20	13.60		0.520	0.535
D1		11.70	11.90		0.461	0.469
E		7.90	8.10		0.311	0.319
е	0.55	_	-	0.022	_	-
L		0.50	0.70		0.020	0.028
α		0°	5°		0°	5°
N	28			28		
СР			0.10			0.004



Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 1998 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

