

# Wide Discriminator Monolithic IC MM1327

## Outline

This IC identifies the letter box portion of wide broadcast, etc. video signals. The luminance and chroma signals are used so that the rate of identification on dark screens is increased. Output is the total of 6bit ADC data and character signal, etc. white peak signal discriminator bit, for 7bit data output. In addition, an EDTV2 simple discrimination function is built-in.

## Features



1. Signal level discrimination using composite luminance and chroma signal
2. Discrimination of video signal within horizontal scanning interval can be done every scan due to integrated output
3. Built-in white peak detection circuit for subtitles
4. Built-in EDTV2 simple discrimination function
5. 22H discrimination output (COMB-THROUGH) circuit built-in
6. Built-in window limiter circuit
7. Data output is 7bit serial output format : 6bit ADC + peak detection
8. Operates on +5V single power supply

## Package

SDIP-30






## Applications






Wide TV



|    |         |    |             |
|----|---------|----|-------------|
| 1  | I       | 16 | ADCLK       |
| 2  | Q       | 17 | NRZCLK      |
| 3  | Y       | 18 | DATA        |
| 4  | AGND    | 19 | EDTV2       |
| 5  | MAX     | 20 | VDO         |
| 6  | VCOM    | 21 | COMB-TH     |
| 7  | ZR      | 22 | LIMIT-SW    |
| 8  | INT IN  | 23 | COMB-SW     |
| 9  | INT OUT | 24 | NTSC/PAL    |
| 10 | S/H     | 25 | IR          |
| 11 | DA      | 26 | DELAY       |
| 12 | DGND    | 27 | SEPA-LEVEL  |
| 13 | HD      | 28 | LIMIT-LEVEL |
| 14 | VD      | 29 | GC          |
| 15 | GP      | 30 | VCC         |

## Pin description

| Pin no.     | Pin name     | Function   | Internal equivalent circuit diagram  |
|-------------|--------------|--|--|
| 1<br>2<br>3 | I<br>Q<br>Y  | Video signal input pin   |    |
| 4<br>12     | AGND<br>DGND |  |  |
| 5           | MAX          | Composite output of input video signal maximum value                       |    |
| 6           | VCOM         | Internal reference voltage output<br>Connect 1μF between this pin and GND. |  |
| 7           | ZR           | Connection pin for MAX output clamp capacitor                              |  |
| 8           | INT IN       | Integrated circuit input pin<br>Integrated reset done at GP timing.        |  |

| Pin no.  | Pin name       | Function  | Internal equivalent circuit diagram  |
|----------|----------------|---|--|
| 9<br>10  | INT OUT<br>S/H | Integrated output pin and sample and hold pins<br><br>S/H of integration results at HD timing |    |
| 11       | DA             | DAC output for consecutive comparison ADC   |    |
| 13<br>15 | HD IN<br>GP IN | Timing pulse input pins<br>GP operates even on SCP input (5Vp-p).                             |   |
| 14       | VD IN          | Timing pulse input pin<br>VD operates even on SCP input (5Vp-p).                              |  |
| 16       | ADCLK          | Clock input pin for consecutive ADC   |  |

| Pin no.              | Pin name                        | Function   | Internal equivalent circuit diagram |
|----------------------|---------------------------------|--|-------------------------------------|
| 17<br>25<br>26       | NRZCLK<br>IR<br>DELAY           | Clock input pins for NRZ discrimination<br><br>Input CLK is integrated by resistor connected between Pin 25 and GND and internal 20pF, and delay is set by Pin 26 voltage. |                                     |
| 18<br>19<br>20<br>21 | DATA<br>EDTV2<br>VDO<br>COMB-TH | Data output pins   |                                     |
| 22<br>23<br>24       | LIMIT-SW<br>COMB-SW<br>NTSC/PAL | Switching pins   |                                     |
| 27                   | SEPA LEVEL                      | NRZ discrimination luminance signal SEPA level adjustment pin  |                                     |
| 28                   | LIMIT LEVEL                     | MAX composite output limit level adjustment pin<br><br>Limit area:<br>NTSC : 42~241H<br>PAL : 46~291H  |                                     |
| 29                   | GAIN                            | I, Q gain adjustment pin   |                                     |
| 30                   | Vcc                             |  |                                     |

**Electrical Characteristics**

| Item                         | Symbol               | Ratings                                 | Units |
|------------------------------|----------------------|---|-------|
| <b>Operating temperature</b> | T <sub>OPR</sub>     | -20~+75                                 | °C    |
| <b>Storage temperature</b>   | T <sub>STG</sub>     | -40~+125                                | °C    |
| <b>Power supply voltage</b>  | V <sub>CC</sub> max. | 7.0                                     | V     |
| <b>Input voltage</b>         | V <sub>IN</sub> max. | GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> | V     |
| <b>Allowable loss</b>        | P <sub>d</sub>       | 800                                     | mW    |

**Electrical Characteristics of Oscillators**

| Item                         | Symbol           | Ratings | Units |
|------------------------------|------------------|---------|-------|
| <b>Operating temperature</b> | T <sub>OPR</sub> | -20~+75 | °C    |
| <b>Operating voltage</b>     | V <sub>OPR</sub> | 4.5~5.5 | V     |

## (Except where noted otherwise, Ta=25°C, Vcc=5.0V)

| Item                            | Symbol                 | Measurement conditions | Min.   | Typ.  | Max.  | Units |
|---------------------------------|------------------------|------------------------|--|-------|-------|-------|
| Consumption current             | I <sub>cc</sub>        |                        |  | 20    | 30    | mA    |
| <b>MAX amp</b>                  |                        |                        |  |       |       |       |
| Clamping level                  | <b>Y</b>               | V <sub>YTIN</sub>      | *1   | 2.0   | 2.2   | 2.4   |
|                                 | <b>I</b>               | V <sub>ITIN</sub>      | *1   | 2.0   | 2.2   | 2.4   |
|                                 | <b>Q</b>               | V <sub>QTIN</sub>      | *1   | 2.0   | 2.2   | 2.4   |
| <b>MAX output pin voltage</b>   |                        | V max.                 | *1   | 2.0   | 2.2   | 2.4   |
| Maximum input level             | <b>Y</b>               | V max.y                |  | 1.0   |       |       |
|                                 | <b>I</b>               | V max.i                |  | 0.6   |       |       |
|                                 | <b>Q</b>               | V max.Q                |  | 0.6   |       |       |
| <b>Y input voltage gain</b>     |                        | G <sub>Y</sub>         | *2   | -0.5  | 0.0   | 0.5   |
| VCA                             | <b>I</b>               | G max.i                | V <sub>GC</sub> =1.2V *3                         | +11.5 | +12.0 | +12.5 |
|                                 | <b>Q</b>               | G max.Q                | V <sub>GC</sub> =1.2V *3                         | +11.5 | +12.0 | +12.5 |
| Minimum gain                    | <b>I</b>               | G min.i                | V <sub>GC</sub> =3.6V *3                         | -0.5  | 0.0   | 0.5   |
|                                 | <b>Q</b>               | G min.Q                | V <sub>GC</sub> =3.6V *3                         | -0.5  | 0.0   | 0.5   |
| <b>I, Q gain difference</b>     |                        | ΔG <sub>IQ</sub>       | ΔG <sub>IQ</sub> =G <sub>I</sub> -G <sub>Q</sub> | -0.5  | 0.0   | 0.5   |
| <b>EDTV II discrimination</b>   |                        |                        |  |       |       |       |
| NRZ detection level             | <b>L</b>               | V <sub>YSL</sub>       |  |       | 5     | 7     |
|                                 | <b>H</b>               | V <sub>YSH</sub>       |  | 27    | 30    |       |
| NRZ detection readout timing    | <b>L</b>               | V <sub>CSDL</sub>      |  |       | 0.4   | 0.7   |
|                                 | <b>H</b>               | V <sub>CSDH</sub>      |  | 1.5   | 1.8   |       |
| NRZCLK pin input current        | <b>L</b>               | I <sub>NRZCL</sub>     | V <sub>NRZCLK</sub> =0.4V                        |       |       | 1     |
|                                 | <b>H</b>               | I <sub>NRZCH</sub>     | V <sub>NRZCLK</sub> =4.5V                        |       |       | 1     |
| <b>IR pin voltage</b>           |                        | V <sub>IR</sub>        |  | 2.2   | 2.4   | 2.6   |
| <b>EDTV II output voltage L</b> |                        | V <sub>NL</sub>        | I <sub>NL</sub> =1mA                             |       |       | 0.4   |
| <b>Trigger signal</b>           |                        |                        |  |       |       |       |
| Sync signal separation level    | <b>HD<sub>IN</sub></b> | V <sub>THD</sub>       | HD   | 2.30  | 2.50  | 2.70  |
|                                 | <b>VD<sub>IN</sub></b> | V <sub>TVDD</sub>      | VD or SCP  | 0.63  | 0.83  | 1.03  |
|                                 | <b>GP<sub>IN</sub></b> | V <sub>TGP</sub>       | GP or SCP  | 3.69  | 3.89  | 4.09  |
| HD pin input current            | <b>L</b>               | I <sub>HDL</sub>       | V <sub>HD</sub> =0.4V                            |       |       | 1     |
|                                 | <b>H</b>               | I <sub>HDH</sub>       | V <sub>HD</sub> =4.5V                            |       |       | 1     |
| VD pin input current            | <b>L</b>               | I <sub>VDL</sub>       | V <sub>VD</sub> =0.4V                            |       |       | 1     |
|                                 | <b>H</b>               | I <sub>VDH</sub>       | V <sub>VD</sub> =4.5V                            |       |       | 1     |
| GP pin input current            | <b>L</b>               | I <sub>GPL</sub>       | V <sub>GP</sub> =0.4V                            |       |       | 1     |
|                                 | <b>H</b>               | I <sub>GPH</sub>       | V <sub>GP</sub> =4.5V                            |       |       | 1     |
| COMB-SW switching voltage       | <b>L</b>               | V <sub>TCSL</sub>      |  |       |       | 0.7   |
|                                 | <b>H</b>               | V <sub>TCSH</sub>      |  | 2.1   |       |       |
| <b>COMB-TH output voltage L</b> |                        | V <sub>OCOMB</sub>     | I <sub>COMB</sub> =1mA                           |       |       | 0.4   |
| <b>VDO output voltage L</b>     |                        | V <sub>OVDO</sub>      | I <sub>VDO</sub> =1mA                            |       |       | 0.4   |

Note 1 : \*1 Clamp level and MAX output pin voltage


Measure voltage on each pin when GPIN and HDIN are connected to V<sub>cc</sub>.

Note 2 : \*2 Y input voltage gain

Input a sweep signal to Y input, input a clamp pulse synchronized to H<sub>SYNC</sub> to GPIN pin, and measure voltage gain at MAX pin for 100kHz.

Note 3 : \*3 I, Q max/min gain

Input a square wave signal as shown below and a GPIN signal to I input (or Q input) and GPIN pin, and measure voltage gain at MAX pin.



Note 4 : \*4 MAX amp limit level

Measure limit level at MAX pin when LIMIT-SW pin is high. However, the limit range is as follows for the NTSC/PAL pin.


Note 5 : \*5 Offset voltage for reset



Connect GPIN pin to V<sub>cc</sub> and measure potential difference between INT IN pin and INT OUT pin.


Note 6 : \*6 Integrated limit voltage

Input a 100% white signal to Y input and a clamp pulse synchronized to H<sub>SYNC</sub> to GPIN pin.

Measure INT OUT pin voltage at integration end at this time.








1. The largest of Y, I and Q video input signals is output on MAX output pin.
2. MAX output date is integrated during horizontal scanning.
3. Integration results are sampled and held at HD pulse timing.
4. Consecutive comparison ADC outputs data as serial data.  
(Serial data is 1H delayed from video signal input.)
5. Output data configuration is as shown in the table below.

Data configuration

| Y input                    | PEAK | Video          | DATA |
|----------------------------|------|----------------|------|
| Peak of more than 50IRE    | 1    | White scanning | 00   |
| No peak of more than 50IRE | 0    | Black scanning | 3F   |



1. When  $Y_{IN}$  input signal matches "10110" at NRZ discrimination timing, it is identified as an EDTV2 signal.  
EDTV2 pin is high for EDTV2 identification.

**DISCRIMINATOR CIRCUIT**