### **Features**

- Fast Read Access Time 120 ns
- Dual Voltage Range Operation

Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V  $\pm$  10% Supply Range

- Compatible with JEDEC Standard AT27C040
- Low Power CMOS Operation

20  $\,\mu$ A max. (less than 1  $\,\mu$ A typical) Standby for V<sub>CC</sub> = 3.6V 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V

- JEDEC Standard Packages
  - 32-Lead PLCC
  - 32-Lead TSOP
- High Reliability CMOS Technology
  - 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
  - JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

### Description

The AT27BV040 chip is a high performance, low power, low voltage, 4,194,304 bit one-time programmable read only memory (EPROM) organized as 512K by 8 bits. It requires only one supply in the range of 2.7 to 3.6V in normal read mode operation, making it ideal for fast, portable systems using either regulated or unregulated battery power.


Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At  $V_{CC}=2.7V$ , any byte can be accessed in less than 100 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC}=3V$ , the AT27BV040 consumes less than one fifth the power of a standard 5V EPROM. Standby mode supply current is typically less than 1  $\mu$ A at 3V. The AT27BV040 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

(continued)


### **Pin Configurations**

Pin Name	Function
A0 - A18	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌE	Output Enable





TSOP Top View **Type 1** 



4 Megabit
(512K x 8)
Unregulated
Battery-Voltage
High Speed
OTP
CMOS EPROM

0346C





### **Description** (Continued)

The AT27BV040 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27BV040 operating with V<sub>CC</sub> at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V<sub>CC</sub> = 5.0V. At V<sub>CC</sub> = 2.7V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27BV040 has additional features to ensure high quality and efficient production use. The Rapid<sup>™</sup> Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV040 programs exactly the same way as a standard 5V AT27C040 and uses the same programming equipment.

### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V<sub>CC</sub> and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the V<sub>CC</sub> and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

### **Block Diagram**



### **Absolute Maximum Ratings\***

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +125°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V (1)
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns.

### **Operating Modes**

Mode \ Pin	CE	ŌE	Ai	$V_{PP}$	Vcc	Outputs
Read <sup>(2)</sup>	$V_{IL}$	$V_{IL}$	Ai	X <sup>(1)</sup>	V <sub>CC</sub> <sup>(2)</sup>	D <sub>OUT</sub>
Output Disable (2)	Χ	VIH	Χ	Χ	Vcc (2)	High Z
Standby (2)	VIH	Х	Х	Х	V <sub>CC</sub> (2)	High Z
Rapid Program (3)	$V_{IL}$	$V_{IH}$	Ai	$V_{PP}$	V <sub>CC</sub> (3)	D <sub>IN</sub>
PGM Verify (3)	Χ	VIL	Ai	Vpp	Vcc (3)	Dout
PGM Inhibit (3)	VIH	VIH	Χ	Vpp	Vcc (3)	High Z
Product Identification (3, 5)	VIL	VIL	A9 = V <sub>H</sub> <sup>(4)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A18 = V <sub>IL</sub>	Х	Vcc (3)	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- 2. Read, output disable, and standby modes require,  $2.7V \le V_{CC} \le 3.6V$ , or  $4.5V \le V_{CC} \le 5.5V$ .
- 3. Refer to Programming Characteristics. Programming modes require V<sub>CC</sub> = 6.5V.
- 4.  $V_H = 12.0 \pm 0.5 V$ .
- Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





## **DC and AC Operating Conditions for Read Operation**

		AT27BV040					
		-12	-15				
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C				
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C				
Va - Barrag Crossler		2.7V to 3.6V	2.7V to 3.6V				
Vcc Power Supply		5V ± 10%	5V ± 10%				

= Preliminary Information

### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
V <sub>CC</sub> = 2	.7V to 3.6V				
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
ILO	Output Leakage Current	Vout = 0V to Vcc		±5	μΑ
I <sub>PP1</sub> (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	VPP = VCC		10	μΑ
	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μΑ
I <sub>SB</sub>	VCC > Standby Current	$\overline{I_{SB2} (TTL)}, \overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{V}$		100	μΑ
Icc	Vcc Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, V_{CC} = 0 \text{ mA}$	= 3.6V	8	mA
VIL	Input Low Voltage	V <sub>CC</sub> = 3.0 to 3.6V	-0.6	0.8	V
VIL	input Low voitage	V <sub>CC</sub> = 2.7 to 3.6V	-0.6	0.2 x V <sub>CC</sub>	V
V <sub>IH</sub>	Input High Voltage	V <sub>CC</sub> = 3.0 to 3.6V	2.0	V <sub>CC</sub> + 0.5	V
VIH	Input High Voltage	V <sub>CC</sub> = 2.7 to 3.6V	0.7 x Vcc	Vcc + 0.5	V
	Output Low Voltage	$I_{OL} = 2.0 \text{ mA}$		0.4	V
VoL		$I_{OL} = 100 \mu\text{A}$		0.2	V
		$I_{OL} = 20 \mu A$		0.1	V
		I <sub>OH</sub> = -2.0 mA	2.4		V
VoH	Output High Voltage	$I_{OH} = -100 \mu\text{A}$	V <sub>CC</sub> - 0.2		V
		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> - 0.1		V
$V_{CC} = 4$	.5V to 5.5V				
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
ILO	Output Leakage Current	$V_{OUT} = 0V$ to $V_{CC}$		±5	μΑ
I <sub>PP1</sub> (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μΑ
I <sub>SB</sub>	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
128	VCC Standby Current	$I_{SB2}$ (TTL), $\overline{CE}$ = 2.0 to $V_{CC}$ + 0.5 $V$		1	mΑ
Icc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		30	mΑ
VIL	Input Low Voltage		-0.6	0.8	V
VIH	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
VoL	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	V
Vон	Output High Voltage	$IOH = -400 \mu A$	2.4		V

Notes: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$ , and removed simultaneously with or after  $V_{PP}$ .

<sup>2.</sup>  $V_{PP}$  may be connected directly to  $V_{CC}$ , except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}$ .

### AC Characteristics for Read Operation ( $V_{CC} = 2.7V$ to 3.6V and 4.5V to 5.5V)


			AT27BV040				
				12	-1	15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE = VIL		120		150	ns
tcE (2)	CE to Output Delay	OE = VIL		120		150	ns
toE (2, 3)	OE to Output Delay	CE = V <sub>IL</sub>		50		60	ns
t <sub>DF</sub> (4, 5)	OE or CE High to Output Float, whichever occurred first			40		50	ns
tон	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , whichever occurred first		0		0		ns

Notes:

2, 3, 4, 5. - see AC Waveforms for Read Operation.

= Preliminary Information

# **AC** Waveforms for Read Operation (1)



- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V. See Input Test Waveforms and Measurement Levels.
  - 2. OE may be delayed up to t<sub>CE</sub>-t<sub>OE</sub> after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{CE}}$ .
  - 3. OE may be delayed up to tACC-tOE after the address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.




### **Input Test Waveform and Measurement Level**

# AC DRIVING LEVELS 0.45V 2.0 AC MEASUREMENT LEVEL

 $t_R$ ,  $t_F < 20$  ns (10% to 90%)

### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

# **Pin Capacitance** (f = 1 MHz, T = 25°C) (1)

	Тур	Max	Units	Conditions
CIN	4	8	pF	$V_{IN} = 0V$
Cout	8	12	pF	$V_{OUT} = 0V$

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

# **Programming Waveforms** (1)



Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .

- 2.  $t_{\text{OE}}$  and  $t_{\text{DFP}}$  are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27BV040 a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

### **DC Programming Characteristics**

 $T_{\text{A}}$  = 25  $\pm$  5°C,  $V_{\text{CC}}$  = 6.5  $\pm$  0.25V,  $V_{\text{PP}}$  = 13.0  $\pm$  0.25V

		Test	L	Limits		
Symbol	Parameter	Conditions	Min	Max	Units	
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ	
VIL	Input Low Level		-0.6	0.8	V	
VIH	Input High Level		2.0	$V_{CC} + 0.7$	V	
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V	
Vон	Output High Voltage	$I_{OH} = -400  \mu A$	2.4		V	
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA	
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	CE = V <sub>IL</sub>		20	mA	
$V_{ID}$	A9 Product Identification Voltage		11.5	12.5	V	





### **AC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

Sym-		Test Conditions* (1)		nits	
bol	Parameter	Conditions	Min	Max	Units
tas	Address Setup T	ime	2		μS
toes	OE Setup Time		2		μS
t <sub>DS</sub>	Data Setup Time		2		μS
t <sub>AH</sub>	Address Hold Tir	ne	0		μS
tDH	Data Hold Time		2		μS
t <sub>DFP</sub>	OE High to Output Float Delay	2)	0	130	ns
typs	V <sub>PP</sub> Setup Time		2		μS
tvcs	V <sub>CC</sub> Setup Time		2		μS
tpw	CE Program Pulse Width (3)		95	105	μS
toE	Data <u>Valid</u> from OE <sup>(2)</sup>			150	ns
t <sub>PRT</sub>	V <sub>PP</sub> Pulse Rise T Programming	ime During	50		ns

### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 9	10%)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after VPP.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven —see timing diagram.
  - 3. Program Pulse width tolerance is  $100 \, \mu sec \pm 5\%$ .

# Atmel's 27BV040 Integrated Product Identification Code


		Pins						Hex		
Codes	A0	07	O6	O5	04	О3	O2	O1	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	0	1	1	0B

Note:

1. The AT27BV040 has the same Product Identification Code as the AT27C040. Both are programming compatible.

### **Rapid Programming Algorithm**

A 100 µs CE pulse width is used to program. The address is set to the first location. VCC is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 100 µs CE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 µs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and VCC to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



# **Ordering Information**

tACC	lcc Vcc =	Icc (mA) Vcc = 3.6V Ordering Code		Package	Operation Range
(ns)	Active	Standby	3		3,1
120	8	0.02	AT27BV040-12JC AT27BV040-12TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV040-12JI AT27BV040-12TI	32J 32T	Industrial (-40°C to 85°C)
150	8	0.02	AT27BV040-15JC AT27BV040-15TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV040-15JI AT27BV040-15TI	32J 32T	Industrial (-40°C to 85°C)

= Preliminary Information

Package Type	
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)

