

FEATURES

- 3.3 V Operation
- I_{OUT} Pin Voltages are User Definable
- Improved Isolation of Analog from Digital Ground
- Full Four-Quadrant Multiplication
- On-chip Bus Interface Logic
- Low Power Consumption
- Monotonicity Guaranteed (Full Temperature Range)
- Use in Unipolar Supplies
- Extremely Low Power CMOS

APPLICATIONS

- Microprocessor Controlled Gain Circuits
- Microprocessor Controlled Attenuator Circuits
- Microprocessor Controlled Function Generation
- Precision AGC Circuits
- Bus Structured Instruments
- Disk Drives

GENERAL DESCRIPTION

The MP75L24 is a low cost, 8-bit CMOS Digital-to-Analog Converter designed for direct interface to most microprocessors.


The MP75L24 is pin-to-pin compatible to the MP7524A. In addition, the I_{OUT1,2} pins may be taken to a non-ground voltage. This allows its use in single supply circuits.

Basically an 8-bit DAC with input latches, the MP75L24's load cycle is similar to the "write" cycle of a random access

memory. Using an advanced thin-film on CMOS fabrication process, the MP75L24 provides accuracy to 1 LSB with power dissipation of only 0.3 mW.

Featuring operation from +3.0 V to +3.6 V, the MP75L24 interfaces directly to most microprocessor buses or output ports. Excellent multiplying characteristics (2- or 4-quadrant) make the MP75L24 an ideal choice for many microprocessor controlled gain setting and signal control applications.

SIMPLIFIED BLOCK DIAGRAM




3 Segment D/A Converter with Termination to GND
Logical "1" at Digital Input Steers Current to IOUT1

ORDERING INFORMATION


| Package Type | Temperature Range | Part No. | INL (LSB) | DNL (LSB) | Gain Error (LSB) |
|--------------|-------------------|-----------|-----------|-----------|------------------|
| Plastic Dip | -40 to +85°C | MP75L24AN | ±1 | ±1 | ±3 |
| SOIC | -40 to +85°C | MP75L24AR | ±1 | ±1 | ±3 |

PIN CONFIGURATIONS

See Packaging Section for Package Dimensions



16 Pin PDIP (0.300")



16 Pin SOIC (Jedec, 0.150")

PIN OUT DEFINITIONS

| PIN NO. | NAME | DESCRIPTION |
|---------|-------------------|------------------------|
| 1 | I _{OUT1} | Current Output 1 |
| 2 | I _{OUT2} | Current Output 2 |
| 3 | GND | Ground |
| 4 | DB7 | Data Input Bit 7 (MSB) |
| 5 | DB6 | Data Input Bit 6 |
| 6 | DB5 | Data Input Bit 5 |
| 7 | DB4 | Data Input Bit 4 |
| 8 | DB3 | Data Input Bit 3 |

| PIN NO. | NAME | DESCRIPTION |
|---------|------------------|------------------------|
| 9 | DB2 | Data Input Bit 2 |
| 10 | DB1 | Data Input Bit 1 |
| 11 | DB0 | Data Input Bit 0 (LSB) |
| 12 | CS | Chip Select |
| 13 | WR | Write |
| 14 | V _{DD} | Power Supply |
| 15 | V _{REF} | Reference Input |
| 16 | R _{FB} | Feedback Resistance |

ELECTRICAL CHARACTERISTICS

($V_{DD} = +3.3\text{ V}$, $V_{REF} = +3\text{ V}$ unless otherwise noted)

| Parameter | Symbol | Min | 25° C Typ | Max | Units | Test Conditions/Comments |
|---|------------|------|--------------|-------|---------------|--|
| STATIC PERFORMANCE¹ | | | | | | |
| Resolution (All Grades) | N | 8 | | | Bits | FSR = Full Scale Range |
| Integral Non-Linearity (Relative Accuracy) | INL | | | ±1 | LSB | End Point Linearity |
| Differential Non-Linearity | DNL | | | ±1 | LSB | All grades monotonic over full temperature range. |
| Gain Error | GE | | | ±3 | LSB | Using Internal R_{FB} Digital Inputs = V_{INH} |
| Power Supply Rejection Ratio | PSRR | | ±100 | | ppm/% | $ \Delta\text{Gain}/\Delta V_{DD} \Delta V_{DD} = \pm 10\%$ Digital Inputs = V_{INH} |
| Output Leakage Current | I_{OUT1} | | | ±50nA | nA | Digital Inputs = V_{INL} |
| DYNAMIC PERFORMANCE | | | | | | |
| Current Settling Time ² | t_S | | 100 | | ns | $R_L = 100\Omega$, $C_L = 10\text{pF}$ |
| AC Feedthrough at I_{OUT1} ² | F_T | | ±1/2 | | LSB | Full Scale Change to 1/2 LSB $V_{REF} = 100\text{kHz}$, 20 Vp-p, sinewave |
| at I_{OUT2} | | | ±1/2 | | LSB | $DB0-DB7 = 0\text{ V}$, $\overline{CS} = \overline{WR} = 0\text{ V}$ |
| REFERENCE INPUT | | | | | | |
| Input Resistance | R_{IN} | 5 | | 20 | k Ω | |
| DIGITAL INPUTS³ | | | | | | |
| Logical "1" Voltage | V_{IH} | +2.0 | | | V | |
| Logical "0" Voltage | V_{IL} | | | +0.8 | V | |
| Input Leakage Current | I_{LKG} | | | ±1 | μA | |
| Input Capacitance ² | C_{IN} | | | 20 | pF | $V_{IN} = 0\text{ V}$ |
| ANALOG OUTPUTS² | | | | | | |
| Output Capacitance | C_{OUT1} | | | 70 | pF | DAC Inputs all 1's |
| | C_{OUT1} | | | 30 | pF | DAC Inputs all 0's |
| | C_{OUT2} | | | 20 | pF | DAC Inputs all 1's |
| | C_{OUT2} | | | 60 | pF | DAC Inputs all 0's |
| POWER SUPPLY⁵ | | | | | | |
| Functional Voltage Range | V_{DD} | 3 | 3.3 | 3.6 | V | |
| Supply Current | I_{DD} | | 10 | 100 | μA | All digital inputs = 0 V or all = V_{DD} |

ELECTRICAL CHARACTERISTICS (CONT'D)

| Parameter | Symbol | 25°C | | | Units | Test Conditions/Comments |
|---|-----------------|------|-----|-----|-------|--|
| | | Min | Typ | Max | | |
| SWITCHING CHARACTERISTICS^{2, 4} | | | | | | |
| Chip Select to Write Set-Up Time | t _{CS} | | 170 | | ns | |
| Chip Select to Write Hold Time | t _{CH} | | 0 | | ns | |
| Data Valid to Write Set-Up Time | t _{DS} | | 135 | | ns | |
| Data Valid to Write Hold Time | t _{DH} | | 10 | | ns | |
| Write Pulse Width | t _{WR} | | 170 | | ns | |
| VOLTAGE MODE OPERATION^{2, 6} | | | | | | |
| Integral Nonlinearity Error @ V _{REF} | INL | | | 1 | LSB | I _{OUT1} = 1.2 V I _{OUT2} = 0 V |

NOTES:

- 1 Full Scale Range (FSR) is 3 V for unipolar mode and ±3 V for bipolar.
- 2 Guaranteed but not production tested .
- 3 Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- 4 See timing diagram.
- 5 Specified values guarantee functionality. Refer to other parameters for accuracy.
- 6 Refer to *Figure 7*.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (T_A = +25°C unless otherwise noted)^{1, 2}

| | | | |
|--|------------------------------------|--|-----------------|
| V _{DD} to GND | -0.5, +5 V | Storage Temperature | -65°C to +150°C |
| Digital Input Voltage to GND (2) | GND -0.5 to V _{DD} +0.5 V | Lead Temperature (Soldering, 10 seconds) | +300°C |
| I _{OUT1} , I _{OUT2} to GND | -0.5 to 5 V | Package Power Dissipation Rating to 75°C | |
| V _{REF} to GND | ±25 V | PDIP, SOIC | 700mW |
| V _{RFB} to GND | ±25 V | Derates above 75°C | 10mW/°C |

NOTES:

- 1 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2 Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies.

APPLICATION NOTES




Figure 1. Single Supply Operation with 1.2 V to 2.4 V Swing

The R-2R ladder termination resistor on the MP75L24 is internally connected to IOUT2. This configuration allows the use of the DAC in the single supply current steering mode, where IOUT2 is biased above ground level.

Figure 2. shows the generalized configuration.




Figure 2. Single Supply Operation in Current Switching Mode

The advantage of this single supply configuration over the voltage switching mode is the greater flexibility with which

the output voltage swing can be defined. A low impedance reference bias voltage is needed. Unlike the voltage switching mode which has a minimum output voltage of 0V, the current steering mode allows for output swings that do not have to approach the rail voltages. The equation for this configuration is:

$$V_{OUT} = \frac{D}{256} (V_{BIAS} - V_{IN}) + V_{BIAS}$$

where D=decimal equivalent of the DAC digital input code
 VBIAS is a voltage reference: 0 V ≤ VBIAS ≤ 1.2V for best linearity.

VIN is a bipolar input voltage

By choosing the proper VBIAS and VIN, the output voltage can be set in the range between VBIAS and 2VBIAS - VIN. For example, for VDD = 3.3, select VIN = 0 V and VBIAS = 1.2 V. This will result in a swing of 1.2 V to 2.4 V.




Figure 3. Microcontroller Interface

INTERFACE LOGIC INFORMATION

Mode Selection

MP75L24 mode selection is controlled by the \overline{CS} and \overline{WR} inputs.

Write Mode

When \overline{CS} and \overline{WR} are both LOW, the MP75L24 is in the WRITE mode, and the MP75L24 analog circuit responds to data activity at the DB0-DB7 data bus inputs. In this mode, the MP75L24 acts like a non-latched input D/A converter.

Hold Mode

When either \overline{CS} or \overline{WR} is HIGH, the MP75L24 is in the HOLD mode. The MP75L24 analog output holds the value corresponding to the last digital input present at DB0-DB7 prior to \overline{WR} or \overline{CS} assuming the high state.

| \overline{CS} | \overline{WR} | Mode | DAC Response |
|-----------------|-----------------|-------|---|
| L | L | Write | DAC responds to data bus (DB0-DB7) inputs |
| H | X | Hold | Data Bus (DB0-DB7) is locked out |
| X | H | Hold | DAC holds last data present when \overline{WR} assumed HIGH state |

L = LOW state, H = HIGH state, X = Don't care state

Table 1. Mode Selection Table




Figure 4. Write Cycle Timing Diagram

MICROPROCESSOR INTERFACE

MP75L24/8080A Interface

Figure 5. shows the MP75L24 used in the MCS-80 microcomputer system as a Memory Mapped Output Device. The basic CPU group consists of the 8080A CPU, 8224 clock generator and 8228 system controller/bus driver. The MP75L24 \overline{WR} input is connected to the 8228 system data bus outputs. The \overline{CS} input is connected to the system address decoding logic. Note that pull-up resistors R3 and R4 are required to ensure that the \overline{CS} and \overline{WR} input HIGH states reach 3.0V min. Pull-ups are not required on the system data bus since the 8228 V_{OH} is 3.6 V min for DB0-DB7.

System timing is shown in Figure 6. Data is loaded into the MP75L24 when the \overline{WR} and \overline{CS} inputs are both LOW. The data is latched into the MP75L24 when \overline{WR} returns HIGH. MP75L24 updating is accomplished by using any of the 8080A memory write instructions.

The MP75L24 can also be addressed and loaded as an isolated Output Device by connecting the MP75L24 \overline{WR} input to the 8228 $\overline{I/O W}$ terminal (instead of \overline{MEMW}).




Figure 5. MP75L24/8080A Interface




Figure 6. Timing Diagram





Figure 7. Voltage Mode Operation

PERFORMANCE CHARACTERISTICS



Graph 1. Relative Accuracy vs. Digital Code