Octal Bus Buffer

Inverting

The MC74VHCT540A is an advanced high speed CMOS inverting octal bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The MC74VHCT540A features inputs and outputs on opposite sides of the package and two AND-ed active-low output enables. When either $\overline{\text{OE1}}$ or $\overline{\text{OE2}}$ are high, the terminal outputs are in the high impedance state.

The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V, because it has full 5.0 V CMOS level output swings.

The VHCT540A input and output (when disabled) structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

Features

- High Speed: $t_{PD} = 3.7 \text{ ns}$ (Typ) at $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 4.0 \mu A$ (Max) at $T_A = 25^{\circ}C$
- TTL-Compatible Inputs: $V_{IL} = 0.8 \text{ V}$; $V_{IH} = 2.0 \text{ V}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range
- Low Noise: V_{OLP} = 1.2 V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; Machine Model > 200 V
- Chip Complexity: 124 FETs or 31 Equivalent Gates
- These devices are available in Pb-free package(s). Specifications herein
 apply to both standard and Pb-free devices. Please see our website at
 www.onsemi.com for specific Pb-free orderable part numbers, or contact
 your local ON Semiconductor sales office or representative.

1



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



SOIC DW SUFFIX CASE 751D





TSSOP DT SUFFIX CASE 948E





SOIC EIAJ M SUFFIX CASE 967



A = Assembly Location


WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

FUNCTION TABLE

	Inputs	Output Y		
OE1	OE2	Α	Output 1	
L	L	L	Н	
L	L	Н	L	
Н	X	Х	Z	
X	Н	Х	Z	

ORDERING INFORMATION

Device	Package	Shipping
MC74VHCT540ADW	SOIC	38 Units/Rail
MC74VHCT540ADT	TSSOP	75 Units/Rail
MC74VHCT540AM	SOIC	50 Units/Rail






Figure 1. Logic Diagram

Figure 2. Pin Assignment

MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	- 0.5 to + 7.0	V
V _{in}	DC Input Voltage	- 0.5 to + 7.0	V
V _{out}	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
I _{IK}	Input Diode Current	- 20	mA
I _{OK}	Output Diode Current	±[2 0	mA
I _{out}	DC Output Current, per Pin	±[25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±[75	mA
P _D	Power Dissipation in Still Air (Note 2) SOIC Packages TSSOP Package	500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C

Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those
indicated may adversely affect device reliability. Functional operation under absolute maximum-rated conditions is not implied. Functional
operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	4.5	5.5	V
V _{in}	DC Input Voltage	0	5.5	V
V _{out}	DC Output Voltage Outputs in 3-State High or Low State	0	5.5 V _{CC}	V
T _A	Operating Temperature	-55	125	°C
t _r , t _f	Input Rise and Fall Time V _{CC} = 5.0 V ±0.5 V	0	20	ns/V

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	7	Γ _A = 25°()	T _A ≤	85°C	T _A ≤ 1	125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{IH}	Minimum High-Level Input Voltage		3.0 4.5 5.5	1.2 2.0 2.0			1.2 2.0 2.0		1.2 2.0 2.0		V
V _{IL}	Maximum Low–Level Input Voltage		3.0 4.5 5.5			0.53 0.8 0.8		0.53 0.8 0.8		0.53 0.8 0.8	V
V _{OH}	Minimum High-Level Output Voltage	$V_{IN} = V_{IH}$ or V_{IL} $I_{OH} = -50 \mu A$	3.0 4.5	2.9 4.4	3.0 4.5		2.9 4.4		2.9 4.4		V
	$V_{IN} = V_{IH}$ or V_{IL}	$\begin{aligned} V_{IN} &= V_{IH} \text{ or } V_{IL} \\ I_{OH} &= -4.0 \text{ mA} \\ I_{OH} &= -8.0 \text{ mA} \end{aligned}$	3.0 4.5	2.58 3.94			2.48 3.80		2.34 3.66		
V _{OL}	Maximum Low-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu A$	3.0 4.5		0.0 0.0	0.1 0.1		0.1 0.1		0.1 0.1	V
	$V_{IN} = V_{IH}$ or V_{IL}	$\begin{aligned} &V_{IN} = V_{IH} \text{ or } V_{IL} \\ &I_{OL} = 4.0 \text{ mA} \\ &I_{OL} = 8.0 \text{ mA} \end{aligned}$	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	
I _{IN}	Maximum Input Leakage Current	V _{in} = 5.5 V or GND	0 to 5.5			±0.1		±1.0		±1.0	μΑ
Icc	Maximum Quiescent Supply Current	V _{in} = V _{CC} or GND	5.5			2.0		20		40	μΑ
I _{CCT}	Quiescent Supply Current	Input: V _{IN} = 3.4 V	5.5			1.35		1.50		1.65	mA
I _{OPD}	Output Leakage Current	V _{OUT} = 5.5 V	0.0			0.5		5.0		10	μА

operation should be restricted to the Recommended Operating Conditions.

2. Derating - SOIC Packages: - 7.0 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$)

			T _A = 25°C		T _A = - 40 to 85°C		T _A ≤ 125°C			
Symbol	Parameter	Test Conditions	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, A to ₹	$V_{CC} = 3.3 \pm 0.3 \text{ V C}_{L} = 15 \text{ pF}$ $C_{L} = 50 \text{ pF}$		4.8 7.3	7.0 10.5	1.0 1.0	8.5 12.0		10.5 14.0	ns
	(Figures 1 and 3)	$V_{CC} = 5.0 \pm 0.5 \text{ V C}_{L} = 15 \text{ pF}$ $C_{L} = 50 \text{ pF}$		3.7 5.2	5.0 7.0	1.0 1.0	6.0 8.0		8.0 10.0	
t _{PZL} , t _{PZH}	Output Enable Time, OEn to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V C}_{L} = 15 \text{ pF}$ $R_{L} = 1.0 \text{ k}\Omega$ $C_{L} = 50 \text{ pF}$		6.8 9.3	10.5 14.0	1.0 1.0	12.5 16.0		15.0 19.0	ns
	(Figures 2 and 4)	$V_{CC} = 5.0 \pm 0.5 \text{ V C}_{L} = 15 \text{ pF}$ $R_{L} = 1.0 \text{ k}\Omega$ $C_{L} = 50 \text{ pF}$		4.7 6.2	7.2 9.2	1.0 1.0	8.5 10.5		10.5 13.0	
t _{PLZ} , t _{PHZ}	Output Disable Time, OEn to \(\tilde{Y}\)	$V_{CC} = 3.3 \pm 0.3 \text{ V C}_{L} = 50 \text{ pF}$ $R_{L} = 1.0 \text{ k}\Omega$		11.2	15.4	1.0	17.5		20.0	ns
	(Figures 2 and 4)	$V_{CC} = 5.0 \pm 0.5 \text{ V C}_{L} = 50 \text{ pF}$ $R_{L} = 1.0 \text{ k}\Omega$		6.0	8.8	1.0	10.0		11.5	
t _{OSLH} , t _{OSHL}	Output to Output Skew	$V_{CC} = 3.3 \pm 0.3 \text{ V C}_{L} = 50 \text{ pF}$ (Note 3)			1.5		1.5		2.0	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V C}_{L} = 50 \text{ pF}$ (Note 3)			1.0		1.0		1.5	ns
C _{in}	Maximum Input Capacitance			4.0	10		10		10	pF
C _{out}	Maximum Three–State Output Capacitance (Output in High Impedance State)			6.0						pF

		Typical @ 25°C, V _{CC} = 5.0V	
C_{PD}	Power Dissipation Capacitance (Note 4)	17	pF

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns, $C_L = 50$ pF, $V_{CC} = 5.0$ V)

		T _A =	25°C	
Symbol	Parameter	Тур	Max	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.9	1.2	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	- 0.9	-1.2	V
V _{IHD}	Minimum High Level Dynamic Input Voltage		3.5	V
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.5	V

Parameter guaranteed by design. t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSHL} = |t_{PHLm} - t_{PHLn}|.
 C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}/8$ (per bit). C_{PD} is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.






Figure 3. Switching Waveform

Figure 4. Switching Waveform



*Includes all probe and jig capacitance

Figure 5. Test Circuit




*Includes all probe and jig capacitance

Figure 6. Test Circuit

PACKAGE DIMENSIONS

SOIC **DW SUFFIX** CASE 751D-05 **ISSUE F**




NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- PER ASME Y14.5M, 1994.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD
 PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 DIMENSION B DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE PROTRUSION SHALL
 BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT
 MAXIMUM MATERIAL CONDITION.

	MILLIMETERS				
DIM	MIN	MAX			
Α	2.35	2.65			
A1	0.10	0.25			
В	0.35	0.49			
С	0.23	0.32			
D	12.65	12.95			
E	7.40	7.60			
е	1.27	BSC			
Н	10.05	10.55			
h	0.25	0.75			
L	0.50	0.90			
θ	0 °	7 °			

TSSOP DT SUFFIX CASE 948E-02 **ISSUE A**



NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH
 PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OF PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- PEH SIDE.


 5 DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026 BSC	
Н	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC 0.252 BS0		BSC
M	0°	8°	0°	8°

PACKAGE DIMENSIONS

SOIC EIAJ M SUFFIX CASE 967-01 **ISSUE O**







NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
 THE LEAD WIDTH DIMENSION (b) DOES NOT
- INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α		2.05		0.081	
A ₁	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
С	0.18	0.27	0.007	0.011	
D	12.35	12.80	0.486	0.504	
E	5.10	5.45	0.201	0.215	
е	1.27	BSC	0.050	BSC	
HE	7.40	8.20	0.291	0.323	
L	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
M	0°	10 °	0 °	10 °	
Q ₁	0.70	0.90	0.028	0.035	
Z		0.81		0.032	

ON Semiconductor and una are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.