

Data Sheet October 12, 2006 FN8171.4

Dual Digitally-Controlled (XDCP™) Potentiometers

FEATURES

- Dual-Two Separate Potentiometers
- 256 Resistor Taps/pot-0.4% Resolution
- SPI Serial Interface for Write, Read, and Transfer Operations of the Potentiometer Single Supply Device
- Wiper Resistance, 100 Ω typical @ V_{CC} = 5V
- 4 Nonvolatile Data Registers for Each Potentiometer
- Nonvolatile Storage of Multiple Wiper Positions
- Power-on Recall Loads Saved Wiper Position on Power-up.
- Standby Current < 5μA Max
- 50k Ω , 100k Ω Versions of End to End Resistance
- 100 yr. Data Retention
- Endurance: 100,000 Data Changes per Bit per Register
- 24 Ld SOIC, 24 Ld TSSOP
- Low Power CMOS
- Power Supply V_{CC} = 5V ±10%
- Pb-Free Plus Anneal Available (RoHS Compliant)


DESCRIPTION

The X9261 integrates 2 digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.

The digital controlled potentiometer is implemented using 255 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI bus interface. Each potentiometer has associated with it a volatile Wiper Counter Register (WCR) and four non-volatile Data Registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Powerup recalls the contents of the default Data Register (DR0) to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

FUNCTIONAL DIAGRAM




Ordering Information

| PART NUMBER | PART MARKING | V _{CC} LIMITS (V) | R _{TOTAL} (kΩ) | TEMP RANGE (°C) | PACKAGE | PKG. DWG. # |
|-------------------|-----------------|----------------------------|-------------------------|-----------------|--------------------------------|----------------|
| X9261US24 | X9261US | 5 ±10% | 50 | 0 to 70 | 24 Ld SOIC (300 mil) | M24.3 |
| X9261US24Z (Note) | X9261US Z | | | 0 to 70 | 24 Ld SOIC (300 mil) (Pb-free) | M24.3 |
| X9261UV24 | X9261UV | | | 0 to 70 | 24 Ld TSSOP (4.4mm) | MDP0044 |
| X9261UV24Z (Note) | X9261UV Z | | | 0 to 70 | 24 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

DETAILED FUNCTIONAL DIAGRAM



CIRCUIT LEVEL APPLICATIONS

- · Vary the gain of a voltage amplifier
- Provide programmable dc reference voltages for comparators and detectors
- · Control the volume in audio circuits
- Trim out the offset voltage error in a voltage amplifier circuit
- Set the output voltage of a voltage regulator
- Trim the resistance in Wheatstone bridge circuits
- · Control the gain, characteristic frequency and Q-factor in filter circuits
- Set the scale factor and zero point in sensor signal conditioning circuits


- Vary the frequency and duty cycle of timer ICs
- · Vary the dc biasing of a pin diode attenuator in RF circuits
- Provide a control variable (I, V, or R) in feedback circuits

FN8171.4 October 12, 2006

SYSTEM LEVEL APPLICATIONS

- Adjust the contrast in LCD displays
- Control the power level of LED transmitters in communication systems
- Set and regulate the DC biasing point in an RF power amplifier in wireless systems
- · Control the gain in audio and home entertainment systems
- · Provide the variable DC bias for tuners in RF wireless systems
- Set the operating points in temperature control systems
- Control the operating point for sensors in industrial systems
- Trim offset and gain errors in artificial intelligent systems

PIN CONFIGURATION



PIN ASSIGNMENTS

| Pin (SOIC/ TSSOP) | Symbol | Function |
|-------------------------|-----------------|------------------------------------------|
| 1 | SO | Serial Data Output for SPI bus |
| 2 | A0 | Device Address for SPI bus. |
| 3 | NC | No Connect. |
| 4 | NC | No Connect. |
| 5 | NC | No Connect. |
| 6 | NC | No Connect. |
| 7 | V _{CC} | System Supply Voltage |
| 8 | R _{L0} | Low Terminal for Potentiometer 0. |
| 9 | R _{H0} | High Terminal for Potentiometer 0. |
| 10 | R _{W0} | Wiper Terminal for Potentiometer 0. |
| 11 | CS | Device Address for SPI bus. |
| 12 | WP | Hardware Write Protect |
| 13 | SI | Serial Data Input for SPI bus |
| 14 | A1 | Device Address for SPI bus. |
| 15 | R _{L1} | Low Terminal for Potentiometer 1. |
| 16 | R _{H1} | High Terminal for Potentiometer 1. |
| 17 | R _{W1} | Wiper Terminal for Potentiometer 1. |
| 18 | V_{SS} | System Ground |
| 19 | NC | No Connect |
| 20 | NC | No Connect |
| 21 | NC | No Connect |
| 22 | NC | No Connect |
| 23 | SCK | Serial Clock for SPI bus |
| 24 | HOLD | Device select. Pause the SPI serial bus. |

PIN DESCRIPTIONS

Bus Interface Pins

SERIAL OUTPUT (SO)

SO is a serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

SERIAL INPUT

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock.

SERIAL CLOCK (SCK)

The SCK input is used to clock data into and out of the X9261.

FN8171.4 intersil October 12, 2006

HOLD (HOLD)

HOLD is used in conjunction with the CS pin to select the device. Once the part is selected and a serial sequence is underway, HOLD may be used to pause the serial communication with the controller without resetting the serial sequence. To pause, HOLD must be brought LOW while SCK is LOW. To resume communication, HOLD is brought HIGH, again while SCK is LOW. If the pause feature is not used, HOLD should be held HIGH at all times.

DEVICE ADDRESS (A1 - A0)

The address inputs are used to set the 4-bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9261.

CHIP SELECT (CS)

When $\overline{\text{CS}}$ is HIGH, the X9261 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state. CS LOW enables the X9261, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on $\overline{\text{CS}}$ is required prior to the start of any operation.

Potentiometer Pins

R_H, R_L

The R_H and R_L pins are equivalent to the terminal connections on a mechanical potentiometer. Since there are 2 potentiometers, there are 2 sets of R_H and R_L such that R_{H0} and R_{L0} are the terminals of POT 0 and so on.

Rw

The wiper pin are equivalent to the wiper terminal of a mechanical potentiometer. Since there are 2 potentiometers, there are 2 sets of R_W such that R_{W0} is the terminals of POT 0 and so on.

Supply Pins

SYSTEM SUPPLY VOLTAGE (VCC) AND SUPPLY GROUND (VSS)

The V_{CC} pin is the system supply voltage. The V_{SS} pin is the system ground.

Other Pins

NO CONNECT

No connect pins should be left floating. This pins are used for Intersil manufacturing and testing purposes.

HARDWARE WRITE PROTECT INPUT (WP)

The WP pin when LOW prevents nonvolatile writes to the Data Registers.

PRINCIPLES OF OPERATION

Serial Interface

The X9261 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked in on the rising SCK. CS must be LOW and the HOLD and WP pins must be HIGH during the entire operation.

The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

Array Description

The X9261 is comprised of a resistor array (See Figure 1). The array contains the equivalent of 255 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer $(R_H \text{ and } R_L \text{ inputs}).$

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper (R_W) output. Within each individual array only one switch may be turned on at a time.

These switches are controlled by a Wiper Counter Register (WCR). The 8-bits of the WCR (WCR[7:0]) are decoded to select, and enable, one of 256 switches (See Table 1).

Power-up and Down Requirements.

There are no restrictions on the power-up or powerdown conditions of V_{CC} and the voltages applied to the potentiometer pins provided that V_{CC} is always more positive than or equal to VH, VL, and VW, i.e., V_{CC}, V_H, V_L, V_W. The V_{CC} ramp rate specification is always in effect.

FN8171.4 October 12, 2006

One of Two Potentiometers SERIAL SERIAL DATA PATH BUS FROM INTERFACE **INPUT CIRCUITRY** С REGISTER 0 **REGISTER 1** 0 (DR1) (DR0) Ν **PARALLEL** Т BUS E R **INPUT REGISTER 2** REGISTER 3 **WIPER** D (DR2) (DR3) E COUNTER **REGISTER** 0 (WCR) D Ε INC/DEC **LOGIC** IF WCR = 00[H] THEN RW = RI UP/DN IF WCR = FF[H] THEN RW = RH UP/DN MODIFIED SCK CLK R_W

Figure 1. Detailed Potentiometer Block Diagram

DEVICE DESCRIPTION

Wiper Counter Register (WCR)

The X9261 contains two Wiper Counter Registers, one for each DCP potentiometer. The Wiper Counter Register can be envisioned as a 8-bit parallel and serial load counter with its outputs decoded to select one of 256 switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the Write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers via the XFR Data Register instruction (parallel load); it can be modified one step at a time by the Increment/Decrement instruction (See Instruction section for more details). Finally, it is loaded with the contents of its Data Register zero (DR0) upon power-up.

The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9261 is powered-down. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down. Power-up guidelines are recommended to ensure proper loadings of the DR0 value into the WCR.

Data Registers (DR)

Each potentiometer has four 8-bit nonvolatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the associated Wiper Counter Register. All operations changing data in one of the Data Registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.

Bits [7:0] are used to store one of the 256 wiper positions or data $(0\sim255)$.

Status Register (SR)

This 1-bit Status Register is used to store the system status.

WIP: Write In Progress status bit, read only.

- When WIP=1, indicates that high-voltage write cycle is in progress.
- When WIP=0, indicates that no high-voltage write cycle is in progress.

intersil FN8171.4 October 12, 2006

Table 1. Wiper Counter Register, WCR (8-bit), WCR[7:0]: Used to store the current wiper position (Volatile, V).

| WCR7 | WCR6 | WCR5 | WCR4 | WCR3 | WCR2 | WCR1 | WCR0 |
|-------|------|------|------|------|------|------|-------|
| V | V | V | V | V | V | V | V |
| (MSB) | | | | | | | (LSB) |

Table 2. Data Register, DR (8-bit), Bit [7:0]: Used to store wiper positions or data (Nonvolatile, NV).

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| NV |
| MSB | | | | | | | LSB |

DEVICE DESCRIPTION

Instructions

IDENTIFICATION BYTE (ID AND A)

The first byte sent to the X9261 from the host, following a \overline{CS} going HIGH to LOW, is called the Identification Byte. The most significant four bits of the slave address are a device type identifier. The ID[3:0] bits is the device id for the X9261; this is fixed as 0101[B] (refer to Table 3).

The AD[3:0] bits in the ID byte is the internal slave address. The physical device address is defined by the state of the A3 - A0 input pins. The slave address is externally specified by the user. The X9261 compares the serial data stream with the address

input state; a successful compare of both address bits is required for the X9261 to successfully continue the command sequence. Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A3-A0 inputs can be actively driven by CMOS input signals or tied to V_{CC} or V_{SS} .

INSTRUCTION BYTE (I[3:0])

The next byte sent to the X9261 contains the instruction and register pointer information. The three most significant bits are used provide the instruction opcode (I[3:0]). The RB and RA bits point to one of the four Data Registers of each associated XDCP. The least significant bit points to one of two Wiper Counter Registers or Pots.The format is shown below in Table 4.

Table 3. Identification Byte Format





Table 4. Instruction Byte Format



FN8171.4 October 12, 2006

6

Register Selection

| Register Selected | RB | RA |
|-------------------|----|----|
| DR0 | 0 | 0 |
| DR1 | 0 | 1 |
| DR2 | 1 | 0 |
| DR3 | 1 | 1 |

DEVICE DESCRIPTION

Instructions

Four of the ten instructions are three bytes in length. These instructions are:

- Read Wiper Counter Register read the current wiper position of the selected potentiometer,
- Write Wiper Counter Register change current wiper position of the selected potentiometer,
- Read Data Register read the contents of the selected Data Register;
- Write Data Register write a new value to the selected Data Register.
- Read Status This command returns the contents of the WIP bit which indicates if the internal write cycle is in progress.

The basic sequence of the three byte instructions is illustrated in Figure 3. These three-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by two A transfer from the WCR (current wiper position), to a Data Register is a write to nonvolatile memory and takes a minimum of two complete. The transfer can occur between one of the two potentiometers and one of its associated registers; or it may occur globally, where the transfer occurs between all potentiometers and one associated register. The Read Status Register instruction is the only unique format (See Figure 5).

Four instructions require a two-byte sequence to complete. These instructions transfer data between the host and the X9261; either between the host and one of the data registers or directly between the host and the Wiper Counter Register. These instructions are:

- XFR Data Register to Wiper Counter Register –
 This transfers the contents of one specified Data
 Register to the associated Wiper Counter Register.
- XFR Wiper Counter Register to Data Register –
 This transfers the contents of the specified Wiper
 Counter Register to the specified associated Data
 Register.
- Global XFR Data Register to Wiper Counter
 Register This transfers the contents of all specified Data Registers to the associated Wiper Counter Registers.
- Global XFR Wiper Counter Register to Data
 Register This transfers the contents of all Wiper
 Counter Registers to the specified associated Data
 Registers.

INCREMENT/DECREMENT COMMAND

The final command is Increment/Decrement (See Figures 6 and 7). The Increment/Decrement command is different from the other commands. Once the command is issued and the X9261 has responded with an acknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby, providing a fine tuning capability to the host. For each SCL clock pulse (t_{HIGH}) while SI is HIGH, the selected wiper will move one resistor segment towards the R_H terminal. Similarly, for each SCL clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the R_L terminal. A detailed illustration of the sequence and timing for this operation are shown. See Instruction format for more details.

Figure 2. Two-Byte Instruction Sequence




Figure 3. Three-Byte Instruction Sequence (Write)




Figure 4. Three-Byte Instruction Sequence (Read)




Figure 5. Three-Byte Instruction Sequence (Read Status Register)




Figure 6. Increment/Decrement Instruction Sequence





Figure 7. Increment/Decrement Timing Limits



<u>intersil</u>

Table 5. Instruction Set

| | | | Ir | stru | ction | Set | | | |
|---------------------------------------------------------|----|----|----|------|-------|-----|---|-----|---------------------------------------------------------------------------------------------------------------------------------------|
| Instruction | 13 | 12 | I1 | 10 | RB | RA | 0 | P0 | Operation |
| Read Wiper Counter Register | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1/0 | Read the contents of the Wiper Counter Register pointed to by P0 |
| Write Wiper Counter Register | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1/0 | Write new value to the Wiper Counter Register pointed to by P0 |
| Read Data Register | 1 | 0 | 1 | 1 | 1/0 | 1/0 | 0 | 1/0 | Read the contents of the Data Register pointed to by P0 and RB - RA |
| Write Data Register | 1 | 1 | 0 | 0 | 1/0 | 1/0 | 0 | 1/0 | Write new value to the Data Register pointed to by P0 and RB - RA |
| XFR Data Register to Wiper Counter Register | 1 | 1 | 0 | 1 | 1/0 | 1/0 | 0 | 1/0 | Transfer the contents of the Data Register pointed to by P0 and RB - RA to its associated Wiper Counter Register |
| XFR Wiper Counter Register to Data Register | 1 | 1 | 1 | 0 | 1/0 | 1/0 | 0 | 1/0 | Transfer the contents of the Wiper Counter Register pointed to by P0 to the Data Register pointed to by RB - RA |
| Global XFR Data Registers to Wiper Counter Registers | 0 | 0 | 0 | 1 | 1/0 | 1/0 | 0 | 0 | Transfer the contents of the Data Registers pointed to by RB - RA of all four pots to their respective Wiper Counter Registers |
| Global XFR Wiper Counter Registers to Data Register | 1 | 0 | 0 | 0 | 1/0 | 1/0 | 0 | 0 | Transfer the contents of both Wiper Counter Registers to their respective data Registers pointed to by RB - RA of all four pots |
| Increment/Decrement Wiper Counter Register | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1/0 | Enable Increment/decrement of the Control Latch pointed to by P0 |

 $\overline{\text{Not}}$ e: 1/0 = data is one or zero

INSTRUCTION FORMAT

Read Wiper Counter Register (WCR)

| CS | | evice Iden | • | • | Α | | evice ress | | | - | uctic code | | Δ | | CR ess | es | (5 | | Nip t by | | | | | D) | CS |
|-----------------|---|---------------|---|---|---|---|---------------|----|---|---|---------------|---|---|---|-----------|----|------------------|-------|-------------|------|------------------|------------------|------------------|------------|----------------|
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | P0 | W C R 7 | WCR 6 | WCR5 | WCR4 | W C R 3 | W C R 2 | W C R 1 | W C R o | Rising Edge |

Write Wiper Counter Register (WCR)

| CS | | | e Ty tifie | • | Α | | vice ress | | | stru Opc | | | Δ | | CR ess | es | | (Se | | | Byt lost | | SI) | | CS |
|-----------------|---|---|---------------|---|---|---|--------------|----|---|-------------|---|---|---|---|-----------|----|------|------------------|------|------------------|------------------|------------------|------------------|---------|---------------|
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | P0 | WCR7 | W C R 6 | WCR5 | W C R 4 | W C R 3 | W C R 2 | W C R 1 | W C R o | |

Read Data Register (DR)

| CS Falling | | | e Ty tifie | • | Α | | vice esse | | | stru Opc | | | | R and | | | (5 | Sen | | ata X9 | , | | SC | D) | CS Rising |
|---------------|---|---|---------------|---|---|---|--------------|----|---|-------------|---|---|----|-------|---|----|--------|--------|--------|-----------|--------|--------|--------|--------|--------------|
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 1 | 0 | 1 | 1 | RB | RA | 0 | P0 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | 0 0 | Edge |

<u>intersil</u>

Write Data Register (DR)

| cs | | e T ntifi | • | | | evice ress | | | | uctio code | | | R and | | | | (Ser | | ata y F | • | | SI |) | cs | TAGE |
|-----------------|---|--------------|---|---|---|---------------|----|---|---|---------------|---|----|-------|---|----|--------|--------|--------|------------|--------|--------|--------|--------|----------------|-----------------------------------|
| Falling Edge | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 1 | 1 | 0 | 0 | RB | RA | 0 | P0 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 | Rising Edge | HIGH-VOL ⁻ WRITE CY |

Global Transfer Data Register (DR) to Wiper Counter Register (WCR)

| CS Falling | | | e Ty itifie | | A | | vice esse | | | _ ` | ode | | A | DR ddres | ses | ; | CS Rising |
|---------------|---|---|----------------|---|---|---|--------------|----|---|-----|-----|---|----|-------------|-----|---|--------------|
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 0 | 0 | 0 | 1 | RB | RA | 0 | 0 | Edge |

Global Transfer Wiper Counter Register (WCR) to Data Register (DR)

| CS | Device Type | Device | Instruction | DR | CS | |
|---------|-------------|-----------|-------------|-----------|---------------|--------------|
| Falling | Identifier | Addresses | Opcode | Addresses | Risina | HIGH-VOLTAGE |
| Edge | 0 1 0 1 | 0 0 A1 A0 | 1 0 0 0 | RB RA 0 0 | Edge | WRITE CYCLE |

Transfer Wiper Counter Register (WCR) to Data Register (DR)

| CS | De | vice | Э Ту | ре | | De | vice |) | In | stru | ictio | on | DF | R and | WC | CR | CS | LUCLLYOLTAGE |
|---------|----|------|-------|----|---|----|------|----|----|------|-------|----|----|-------|-----|----|--------|-----------------------------|
| Falling | I | den | tifie | r | Α | dd | ress | es | (| Эрс | ode | Э | Δ | ddre | sse | S | Rising | HIGH-VOLTAGE WRITE CYCLE |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | Α0 | 1 | 1 | 1 | 0 | RB | RA | 0 | P0 | Edge | WHITE OTOLL |

Transfer Data Register (DR) to Wiper Counter Register (WCR)

| CS Falling | | | e Ty itifie | • | ļ | | evice ress | | | - | ode | | _ | R and | | | CS Rising |
|---------------|---|---|----------------|---|---|---|---------------|----|---|---|-----|---|----|-------|---|----|--------------|
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 1 | 1 | 0 | 1 | RB | RA | 0 | P0 | Edge |

Increment/Decrement Wiper Counter Register (WCR)

| CS | De | evice | е Ту | ре | | De | vice | | In | stru | ıctic | n | | W | CR | | | Incre | eme | nt/E | Эесі | rem | ent | | CS |
|---------|----|-------|-------|----|---|-----|------|----|----|------|-------|---|---|-----|-----|----|-----|-------|------|------|------|------|-----|-----|--------|
| Falling | I | den | tifie | r | Α | ddı | ess | es | (| Эрс | ode |) | Α | ddr | ess | es | (| Sent | by N | Mas | ter | on (| SDA |) | Rising |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | Α0 | 0 | 0 | 1 | 0 | Χ | Χ | 0 | P0 | I/D | I/D | | • | | | I/D | I/D | Edge |

Read Status Register (SR)

| CS Falling | | evice den | • | • | Á | | evice | | | _ ` | ictic | | A | W(ddre | | es | | (Se | ent l | | a B (926 | , | n S | O) | CS Rising |
|---------------|---|--------------|---|---|---|---|-------|----|---|-----|-------|---|---|------------|---|----|---|-----|-------|---|-------------|---|-----|-----|--------------|
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | WIP | Edge |

Notes: (1) "A1 \sim A0": stands for the device addresses sent by the master.

- (2) WPx refers to wiper position data in the Counter Register
- (2) "I": stands for the increment operation, SI held HIGH during active SCK phase (high).
- (3) "D": stands for the decrement operation, SI held LOW during active SCK phase (high).

FN8171.4 October 12, 2006

ABSOLUTE MAXIMUM RATINGS

| Temperature under bias | 65°C to +135°C |
|-----------------------------------|----------------|
| Storage temperature | 65°C to +150°C |
| Voltage on SCK any address input | |
| with respect to V _{SS} | 1V to +7V |
| $\Delta V = (V_H - V_L) $ | 5.5V |
| Lead temperature (soldering, 10s) | 300°C |
| I _W (10s) | ±6mA |

COMMENT

Stresses above those listed under "Absolute Maximum" Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| Temp | Min. | Max. |
|------------|-------|-------|
| Commercial | 0°C | +70°C |
| Industrial | -40°C | +85°C |

| Device | Supply Voltage (V _{CC}) ⁽⁴⁾ Limits |
|--------|---------------------------------------------------------|
| X9261 | 5V ± 10% |

POTENTIOMETER CHARACTERISTICS (Over recommended industrial operating conditions unless otherwise stated.)

| | Parameter | | Lim | nits | | |
|------------------------------------------------|----------------------------------------------------------|----------|----------|-----------------|-------------------|--------------------------------------------------------------|
| Symbol | | Min. | Тур. | Max. | Units | Test Conditions |
| R _{TOTAL} | End to End Resistance | | 100 | | kΩ | T version |
| R _{TOTAL} | End to End Resistance | | 50 | | kΩ | U version |
| | End to End Resistance Tolerance | | | ±20 | % | |
| | Power Rating | | | 50 | mW | 25°C, each pot |
| I _W | Wiper Current | | | ±3 | mA | |
| R _W | Wiper Resistance | | | 300 | Ω | $I_W = \pm 3mA @ V + = 3V$ |
| R_{W} | Wiper Resistance | | | 150 | Ω | $I_W = \pm 3mA @ V + = 5V$ |
| V_{TERM} | Voltage on any R _H or R _L Pin | V_{SS} | | V _{CC} | V | V _{SS} = 0V |
| | Noise | | -120 | | dBV | Ref: 1V |
| | Resolution | | 0.4 | | % | |
| | Absolute Linearity (1) | | | ±1 | MI ⁽³⁾ | $R_{W(n)(actual)} - R_{W(n)(expected)}^{(5)}$ |
| | Relative Linearity ⁽²⁾ | | | ±0.6 | MI ⁽³⁾ | $R_{W(n+1)} - [R_{W(n)+Ml}]^{(5)}$ |
| | Temperature Coefficient of R _{TOTAL} | | ±300 | | ppm/°C | |
| _ | Ratiometric Temp. Coefficient | | | 20 | ppm/°C | |
| C _H /C _L /C _W | Potentiometer Capacitances | | 10/10/25 | | pF | See Macro model |
| I _{al} | R _W , R _H , R _L Leakage | | 0.1 | 10.0 | μA | Device in stand by. Vin = V _{SS} to V _{CC} |

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

- (3) MI = RTOT / 255 or $(R_H R_L) / 255$, single pot
- (4) During power-up V_{CC} > V_H, V_L, and V_W. (5) n = 0, 1, 2, ...,255; m = 0, 1, 2, ..., 254.

FN8171.4 intersil October 12, 2006

⁽²⁾ Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

| | | | Liı | mits | | |
|------------------|----------------------------------------------------|-----------------------|------|-----------------------|-------|---------------------------------------------------------------------------------------------------------------------------------------------|
| Symbol | Parameter | Min. | Тур. | Max. | Units | Test Conditions |
| I _{CC1} | V _{CC} supply current (active) | | | 400 | μΑ | f _{SCK} = 2.5 MHz, SO = Open, V _{CC} = 6V Other Inputs = V _{SS} |
| I _{CC2} | V _{CC} supply current (nonvolatile write) | | 1 | 5 | mA | f_{SCK} = 2.5MHz, SO = Open, V_{CC} = 6V Other Inputs = V_{SS} |
| I _{SB} | V _{CC} current (standby) | | | 5 | μА | $\frac{\text{SCK} = \text{SI} = \text{V}_{\text{SS}}, \text{ Addr.} = \text{V}_{\text{SS}},}{\text{CS} = \text{V}_{\text{CC}} = 6\text{V}}$ |
| ILI | Input leakage current | | | 10 | μΑ | $V_{IN} = V_{SS}$ to V_{CC} |
| ILO | Output leakage current | | | 10 | μΑ | $V_{OUT} = V_{SS}$ to V_{CC} |
| V _{IH} | Input HIGH voltage | V _{CC} x 0.7 | | V _{CC} + 1 | V | |
| V_{IL} | Input LOW voltage | -1 | | V _{CC} x 0.3 | V | |
| V _{OL} | Output LOW voltage | | | 0.4 | V | I _{OL} = 3mA |
| V _{OH} | Output HIGH voltage | V _{CC} - 0.8 | | | V | $I_{OH} = -1 \text{mA}, V_{CC} \ge +3 \text{V}$ |
| V _{OH} | Output HIGH voltage | V _{CC} - 0.4 | | | V | $I_{OH} = -0.4$ mA, $V_{CC} \le +3$ V |

ENDURANCE AND DATA RETENTION

| Parameter | Min. | Units |
|-------------------|---------|-----------------------------------|
| Minimum endurance | 100,000 | Data changes per bit per register |
| Data retention | 100 | years |

CAPACITANCE

| Symbol | Test | Max. | Units | Test Conditions |
|---------------------------------|-------------------------------------------------------|------|-------|-----------------------|
| C _{OUT} ⁽⁶⁾ | Output capacitance (SO) | 8 | pF | V _{OUT} = 0V |
| C _{IN} ⁽⁶⁾ | Input capacitance (A0, A1, SI, CS, WP, HOLD, and SCK) | 6 | pF | V _{IN} = 0V |

POWER-UP TIMING

| Symbol | Parameter | Min. | Max. | Units |
|-----------------------------------------------|------------------------------------------|------|------|-------|
| t _r V _{CC} ⁽⁶⁾ | V _{CC} Power-up rate | 0.2 | 50 | V/ms |
| t _{PUR} (7) | Power-up to initiation of read operation | | 1 | ms |

POWER-UP AND DOWN REQUIREMENTS

The are no restrictions on the power-up or power-down conditions of V_{CC} and the voltages applied to the potentiometer pins provided that V_{CC} is always more positive than or equal to V_H , V_L , and V_W , i.e., $V_{CC} \ge V_H$, V_L , V_W . The V_{CC} power-up timing spec is always in effect.

A.C. TEST CONDITIONS


| Input Pulse Levels | V _{CC} x 0.1 to V _{CC} x 0.9 | | |
|-------------------------------|------------------------------------------------|--|--|
| Input rise and fall times | 10ns | | |
| Input and output timing level | V _{CC} x 0.5 | | |


Notes: (6) This parameter is not 100% tested

FN8171.4 October 12, 2006

⁽⁷⁾ t_{PUR} and t_{PUW} are the delays required from the time the (last) power supply (V_{CC}-) is stable until the specific instruction can be issued. These parameters are periodically sampled and not 100% tested.

EQUIVALENT A.C. LOAD CIRCUIT





AC TIMING

| Symbol | Parameter | Min. | Max. | Units |
|--------------------|----------------------------------------------------------------|------|------|-------|
| fsck | SSI/SPI clock frequency | | 2 | MHz |
| tcyc | SSI/SPI clock cycle rime | 500 | | ns |
| t _{WH} | SSI/SPI clock high rime | 200 | | ns |
| t _{WL} | SSI/SPI clock low time | 200 | | ns |
| t _{LEAD} | Lead time | 250 | | ns |
| tLAG | Lag time | 250 | | ns |
| tsu | SI, SCK, HOLD and CS input setup time | 50 | | ns |
| t _H | SI, SCK, HOLD and CS input hold time | 50 | | ns |
| t _{RI} | SI, SCK, HOLD and CS input rise time | | 2 | μs |
| t _{FI} | SI, SCK, HOLD and CS input fall time | | 2 | μS |
| t _{DIS} | SO output disable time | 0 | 250 | ns |
| t _V | SO output valid time | | 200 | ns |
| t _{HO} | SO output hold time | 0 | | ns |
| t _{RO} | SO output rise time | | 100 | ns |
| t _{FO} | SO output fall time | | 100 | ns |
| tHOLD | HOLD time | 400 | | ns |
| ^t HSU | HOLD setup time | 100 | | ns |
| t _{HH} | HOLD hold time | 100 | | ns |
| t _{HZ} | HOLD low to output in high Z | | 100 | ns |
| t _{LZ} | HOLD high to output in low Z | | 100 | ns |
| T _I | Noise suppression time constant at SI, SCK, HOLD and CS inputs | | 10 | ns |
| tcs | CS deselect time | 2 | | μs |
| ^t WPASU | WP, A0, A1 setup time | 0 | | ns |
| t _{WPAH} | WP, A0, A1 hold time | 0 | | ns |

HIGH-VOLTAGE WRITE CYCLE TIMING

| Symbol | Parameter | Тур. | Max. | Units |
|-----------------|----------------------------------------------------|------|------|-------|
| t _{WR} | High-voltage write cycle time (store instructions) | 5 | 10 | ms |

XDCP TIMING


| Symbol | Parameter | Min. | Max. | Units |
|--------|----------------------------------------------------------------------|------|------|-------|
| twrpo | Wiper response time after the third (last) power supply is stable | 5 | 10 | μS |
| twrL | Wiper response time after instruction issued (all load instructions) | 5 | 10 | μS |

SYMBOL TABLE

| WAVEFORM | INPUTS | OUTPUTS |
|----------|-----------------------------------|-------------------------------------|
| | Must be steady | Will be steady |
| | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| | Don't Care: Changes Allowed | Changing: State Not Known |
| | N/A | Center Line is High Impedance |


TIMING DIAGRAMS

Input Timing




15







Hold Timing



XDCP Timing (for All Load Instructions)




Write Protect and Device Address Pins Timing




APPLICATIONS INFORMATION

Basic Configurations of Electronic Potentiometers




Three terminal Potentiometer; Variable voltage divider



Two terminal Variable Resistor; Variable current


Application Circuits

Noninverting Amplifier




 $V_{O} = (1+R_{2}/R_{1})V_{S}$

Voltage Regulator




 $V_O (REG) = 1.25V (1+R_2/R_1)+I_{adj} R_2$

Offset Voltage Adjustment




Comparator with Hysterisis




$$\begin{split} &V_{UL} = \{R_1/(R_1 + R_2)\} \ V_O(max) \\ &V_{LL} = \{R_1/(R_1 + R_2)\} \ V_O(min) \end{split}$$

Application Circuits (continued)


Attenuator




Filter



Inverting Amplifier




Equivalent L-R Circuit




 $Z_{1N} = R_2 + s R_2 (R_1 + R_3) C_1 = R_2 + s Leq (R_1 + R_3) >> R_2$

Function Generator



 $\begin{array}{l} \text{frequency} \propto R_1,\,R_2,\,C \\ \text{amplitude} \propto R_A,\,R_B \end{array}$

Small Outline Plastic Packages (SOIC)



NOTES:


- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.


M24.3 (JEDEC MS-013-AD ISSUE C)
24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE


| | INCHES | | INCHES MILLIMETERS | | |
|--------|--------|--------|--------------------|-------|-------|
| SYMBOL | MIN | MAX | MIN | MAX | NOTES |
| Α | 0.0926 | 0.1043 | 2.35 | 2.65 | - |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 | - |
| В | 0.013 | 0.020 | 0.33 | 0.51 | 9 |
| С | 0.0091 | 0.0125 | 0.23 | 0.32 | - |
| D | 0.5985 | 0.6141 | 15.20 | 15.60 | 3 |
| Е | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 |
| е | 0.05 | BSC | 1.27 BSC | | - |
| Н | 0.394 | 0.419 | 10.00 | 10.65 | - |
| h | 0.010 | 0.029 | 0.25 | 0.75 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 24 | | 2 | 24 | 7 |
| α | 0° | 8° | 0° | 8° | - |


Rev. 1 4/06

Thin Shrink Small Outline Package Family (TSSOP)









MDP0044 THIN SHRINK SMALL OUTLINE PACKAGE FAMILY

| SYMBOL | 14 LD | 16 LD | 20 LD | 24 LD | 28 LD | TOLERANCE |
|--------|-------|-------|-------|-------|-------|-------------|
| Α | 1.20 | 1.20 | 1.20 | 1.20 | 1.20 | Max |
| A1 | 0.10 | 0.10 | 0.10 | 0.10 | 0.10 | ±0.05 |
| A2 | 0.90 | 0.90 | 0.90 | 0.90 | 0.90 | ±0.05 |
| b | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 | +0.05/-0.06 |
| С | 0.15 | 0.15 | 0.15 | 0.15 | 0.15 | +0.05/-0.06 |
| D | 5.00 | 5.00 | 6.50 | 7.80 | 9.70 | ±0.10 |
| E | 6.40 | 6.40 | 6.40 | 6.40 | 6.40 | Basic |
| E1 | 4.40 | 4.40 | 4.40 | 4.40 | 4.40 | ±0.10 |
| е | 0.65 | 0.65 | 0.65 | 0.65 | 0.65 | Basic |
| L | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 | ±0.15 |
| L1 | 1.00 | 1.00 | 1.00 | 1.00 | 1.00 | Reference |

Rev. E 12/02

NOTES:

- 1. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
- 2. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm per
- 3. Dimensions "D" and "E1" are measured at dAtum Plane H.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com