

18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM

Features

- Supports bus operation up to 250 MHz
- Available speed grades are 250, 200 and 167 MHz
- Registered inputs and outputs for pipelined operation
- Optimal for performance (Double-Cycle deselect)
- Depth expansion without wait state
- 3.3V –5% and +10% core power supply (V_{DD})
- 2.5V/3.3V I/O operation
- Fast clock-to-output times
 - 2.6 ns (for 250-MHz device)
 - 3.0 ns (for 200-MHz device)
 - 3.4 ns (for 167-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel[®] Pentium® interleaved or linear burst sequences
- Separate processor and controller address strobes
- · Synchronous self-timed writes
- Asynchronous output enable
- Offered in JEDEC-standard lead-free 100-pin TQFP. 119-ball BGA and 165-Ball fBGA packages
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- "ZZ" Sleep Mode Option

Functional Description[1]

The CY7C1386D/CY7C1387D SRAM integrates 524,288 x 36 and 1,048,576 x 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE₁), depth-expansion Chip Enables (CE₂ and CE₃^[2]), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables ($\overline{\text{BW}}_{\text{X}}$, and BWE), and Global Write (GW). Asynchronous inputs include the Output Enable (OE) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle. This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to four bytes wide as controlled by the byte write control inputs. GW active LOW causes all bytes to be written. This device incorporates an additional pipelined enable register which delays turning off the output buffers an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.

The CY7C1386D/CY7C1387D operates from a +3.3V core power supply while all outputs operate with a +3.3V or a +2.5V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

Selection Guide

	250 MHz	200 MHz	167 MHz	Unit
Maximum Access Time	2.6	3.0	3.4	ns
Maximum Operating Current	350	300	275	mA
Maximum CMOS Standby Current	70	70	70	mA


Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.


Notes:

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.

2. $\overline{\text{CE}_3}$ and CE_2 are for TQFP and 165 fBGA package only. 119 BGA is offered only in Single Chip Enable.










Pin Configurations

100-pin TQFP Pinout (3 Chip Enables)



Pin Configurations (continued)

119-ball BGA (1 Chip Enable with JTAG)

CY7C1386D (512K x 36)

	1	2	3	4	5	6	7	
Α	V_{DDQ}	Α	Α	ADSP	Α	Α	V_{DDQ}	
В	NC	Α	Α	ADSC	Α	Α	NC	
С	NC	Α	Α	V_{DD}	Α	Α	NC	
D	DQ_C	DQP_C	V_{SS}	NC	V_{SS}	DQPB	DQ_B	
E	DQ_C	DQ_C	V_{SS}	CE ₁	V_{SS}	DQ_B	DQ_B	
F	V_{DDQ}	DQ_C	V_{SS}	ŌĒ	V_{SS}	DQ_B	V_{DDQ}	
G	DQ_C	DQ_C	\overline{BW}_C	ADV	\overline{BW}_B	DQ _B	DQ_B	
Н	DQ_C	DQ_C	V_{SS}	GW	V_{SS}	DQ_B	DQ_B	
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}	
K	DQ_D	DQ_D	V_{SS}	CLK	V_{SS}	DQ_A	DQ_A	
L	DQ_D	DQ_D	\overline{BW}_D	NC	\overline{BW}_A	DQ_A	DQ_A	
M	V_{DDQ}	DQ_D	V_{SS}	BWE	V_{SS}	DQ_A	V_{DDQ}	
N	DQ_D	DQ_D	V_{SS}	A1	V_{SS}	DQ_A	DQ_A	
Р	DQ_D	DQP_D	V_{SS}	A0	V_{SS}	DQP _A	DQ_A	
R	NC	Α	MODE	V_{DD}	NC	Α	NC	
Т	NC	NC	Α	Α	Α	NC	ZZ	
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}	

CY7C1387D (1M x 18)

	1	2	3	4	5	6	7
Α	V_{DDQ}	Α	Α	ADSP	Α	Α	V_{DDQ}
В	NC	Α	Α	ADSC	Α	Α	NC
С	NC	Α	Α	V_{DD}	Α	Α	NC
D	DQ _B	NC	V_{SS}	NC	V_{SS}	DQP _A	NC
E	NC	DQ_B	V_{SS}	Œ ₁	V_{SS}	NC	DQ_A
F	V_{DDQ}	NC	V_{SS}	ŌE	V_{SS}	DQ_A	V_{DDQ}
G	NC	DQ _B	\overline{BW}_B	ADV	NC	NC	DQ_A
Н	DQ_B	NC	V_{SS}	GW	V_{SS}	DQ_A	NC
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	NC	DQ _B	V_{SS}	CLK	V_{SS}	NC	DQ_A
L	DQ _B	NC	NC	NC	\overline{BW}_A	DQ _A	NC
М	V_{DDQ}	DQ _B	V_{SS}	BWE	V_{SS}	NC	V_{DDQ}
N	DQ _B	NC	V_{SS}	A1	V_{SS}	DQ _A	NC
Р	NC	DQPB	V_{SS}	A0	V_{SS}	NC	DQ _A
R	NC	Α	MODE	V_{DD}	NC	Α	NC
Т	NC	Α	Α	NC	Α	Α	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}



Pin Configurations (continued)

165-ball fBGA (3 Chip Enable) CY7C1386D (512K x 36)

	1	2	3	4	5	6	7	8	9	10	11
	_ '						-				
Α	NC / 288M	Α	CE ₁	\overline{BW}_C	\overline{BW}_B	CE ₃	BWE	ADSC	ADV	Α	NC
В	NC	Α	CE ₂	\overline{BW}_D	\overline{BW}_A	CLK	GW	OE	ADSP	Α	NC / 144M
С	DQP _C	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DQPB
D	DQ_C	DQ _C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ _B
E	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ _B
F	DQ_C	DQ _C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ _B
G	DQ_C	DQ _C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ_D	DQ _D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
K	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
L	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ _A
M	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
N	DQP _D	NC	V_{DDQ}	V _{SS}	NC	Α	NC	V _{SS}	V_{DDQ}	NC	DQP _A
Р	NC	NC / 72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	NC / 36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α

CY7C1387D (1M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC / 288M	Α	CE ₁	\overline{BW}_B	NC	Œ ₃	BWE	ADSC	ADV	Α	Α
В	NC	Α	CE ₂	NC	\overline{BW}_A	CLK	GW	ŌE	ADSP	Α	NC / 144M
С	NC	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DQPA
D	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
E	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
F	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
G	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ_B	NC	V_{DDQ}	V_{DD}	'V _{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
K	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
L	DQ_B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
M	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
N	DQP _B	NC	V_{DDQ}	V_{SS}	NC	Α	NC	V_{SS}	V_{DDQ}	NC	NC
Р	NC	NC / 72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	NC / 36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



Pin Definitions

Name	I/O	Description
A ₀ , A ₁ , A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and \overline{CE}_1 , \overline{CE}_2 , and $\overline{CE}_3^{[2]}$ are sampled active. A1: A0 are fed to the two-bit counter.
BW _A , BW _B BW _C , BW _D	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, active LOW. When asserted LOW on the rising edge of <u>CLK</u> , a global write is conducted (ALL bytes are written, regardless of the values on BW _X and BWE).
BWE	Input- Synchronous	Byte Write Enable Input, active LOW . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	Clock Input . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and $CE_3^{[2]}$ to select/deselect the device. ADSP is ignored if CE_1 is HIGH. CE_1 is sampled only when a new external address is loaded.
CE ₂ ^[2]	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE_1 and $CE_3^{[2]}$ to select/deselect the device. CE_2 is sampled only when a new external address is loaded.
CE ₃ [2]	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_1 and CE_2 to select/deselect the device. Not connected for BGA. Where referenced, $\overline{CE_3}^{[2]}$ is assumed active throughout this document for BGA. $\overline{CE_3}$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as <u>outputs</u> . When deasserted HIGH, DQ pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are capt <u>ured in the addresses</u> registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE ₁ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	ZZ "sleep" Input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs, DQP _X	I/O- Synchronous	Bidirectional Data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _X are placed in a tri-state condition.
V_{DD}	Power Supply	Power supply inputs to the core of the device.
V _{SS}	Ground	Ground for the core of the device.
V_{SSQ}	I/O Ground	Ground for the I/O circuitry.



Pin Definitions (continued)

Name	I/O	Description
$V_{\rm DDQ}$	I/O Power Supply	Power supply for the I/O circuitry.
MODE	Input- Static	Selects Burst Order . When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit . Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be disconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input Synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V_{DD} . This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V_{DD} . This pin is not available on TQFP packages.
TCK	JTAG- Clock	$ \begin{array}{c} \textbf{Clock input to the JTAG circuitry}. \ \text{If the JTAG feature is not being utilized, this pin must be connected to V_{SS}.} \end{array} \\ \textbf{This pin is not available on TQFP packages}. $
NC	_	No Connects. Not internally connected to the die



Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1386D/CY7C1387D supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW $_{\rm X}$) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Synchronous Chip Selects \overline{CE}_1 , CE_2 , $\overline{CE}_3^{[2]}$ and an asynchronous Output Enable (OE) <u>provide</u> for easy <u>bank</u> selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE₁ is HIGH. The address presented to the address inputs is stored into the address advancement logic and the Address Register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within t_{CO} if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported.

The CY7C1386D/CY7C1387D is a double-cycle deselect part. Once the SRAM is deselected at clock rise by the chip select and either $\overline{\text{ADSP}}$ or $\overline{\text{ADSC}}$ signals, its output will tri-state immediately after the next clock rise.

Single Write Accesses Initiated by ADSP

This access is initiated when <u>both</u> of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core.

The write signals $(\overline{GW}, \overline{BWE}, \text{ and } \overline{BW}_X)$ and \overline{ADV} inputs are ignored during this first cycle.

ADSP triggered write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQ_{X} inputs is written into the corresponding address location in the memory core. If GW is HIGH, then the write operation is controlled by BWE and BW_{\mathrm{X}} signals. The CY7C1386D/CY7C1387D provides byte write capability that is described in the Write Cycle Description table. Asserting the Byte Write Enable input (BWE) with the selected Byte Write input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1386D/ $\underline{CY7}$ C1387D is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will tri-state the output drivers. As a safety precaution, DQ are automatically tri-stated $\underline{whenever}$ a write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

ADSC write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and BWx) are asserted active to conduct a write to the desired byte(s). ADSC triggered write accesses require a single clock cycle to complete. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQ_X is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1386D/CY7C1387D is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ_X inputs. Doing so will tri-state the output drivers. As a safety precaution, DQ_X are automatically tri-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1386D/CY7C1387DCY7C1387D provides a two-bit wraparound counter, fed by $A_{\left[1:0\right]},$ that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input. Both read and write burst operations are supported.

Asserting ADV LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.



Interleaved Burst Address Table (MODE = Floating or VDD)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0		
00	01	10	11		
01	10	11	00		
10	11	00	01		
11	00	01	10		

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW..

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		80	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2V	2t _{CYC}		ns
t _{ZZI}	ZZ Active to sleep current	This parameter is sampled		2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns

Truth Table [3, 4, 5, 6, 7, 8]

Operation	Add. Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect Cycle, Power Down	None	Н	Х	Х	L	Х	L	Χ	Х	Χ	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	Χ	Ш	L	X	Χ	X	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	Χ	Н	L	L	X	Χ	Χ	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	Н	L	Χ	X	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	Χ	Н	Ш	Н	L	Χ	X	Х	L-H	Tri-State
Sleep Mode, Power Down	None	Χ	Χ	Χ	Ι	X	X	Χ	Χ	Х	Χ	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Χ	Χ	X	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	X	Χ	Χ	Н	L-H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	L	Х	L-H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Н	Η	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Н	Η	L	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Ĺ	L-H	Q

- 3. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
- 4. WRITE = L when any one or more Byte Write enable signals and BWE = L or GW= L. WRITE = H when all Byte write enable signals, BWE, GW = H.

- White E = L when any one of more byte white enable signals and bwt = E of GW = E. White E = The more and byte white enable signals, bwt, GW = 1.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 CE₁, CE₂, and CE₃ are available only in the TQFP package. BGA package has only 2 chip selects CE₁ and CE₂.
 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_x. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle
- 8. $\overline{\text{OE}}$ is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are Tri-State when $\overline{\text{OE}}$ is inactive or when the device is deselected, and all data bits behave as output when $\overline{\text{OE}}$ is active (LOW).



Truth Table (continued)[3, 4, 5, 6, 7, 8]

Operation	Add. Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Read Cycle, Continue Burst	Next	Н	Х	Χ	L	Χ	Н	L	Н	Н	L-H	Tri-State
Write Cycle, Continue Burst	Next	Χ	X	Χ	L	Н	Η	L	L	Х	L-H	D
Write Cycle, Continue Burst	Next	Н	X	Χ	L	Х	Η	L	L	Х	L-H	D
Read Cycle, Suspend Burst	Current	Χ	X	Χ	L	Н	Η	Ι	Η	L	L-H	Q
Read Cycle, Suspend Burst	Current	Χ	X	Χ	L	Н	Η	Ι	Η	Н	L-H	Tri-State
Read Cycle, Suspend Burst	Current	Н	X	Χ	L	Х	Η	Ι	Η	L	L-H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Χ	L	X	Н	Н	Н	Н	L-H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
Write Cycle, Suspend Burst	Current	Н	Χ	Х	L	Χ	Н	Н	L	Χ	L-H	D

Partial Truth Table for Read/Write^[5, 9]

Function (CY7C1386D)	GW	BWE	BW _D	BW _C	BW _B	BW _A
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – (DQ _A and DQP _A)	Н	L	Н	Н	Н	L
Write Byte B – (DQ _B and DQP _B)	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – (DQ _C and DQP _C)	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – (DQ _D and DQP _D)	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

Truth Table for Read/Write^[5, 9]

Function (CY7C1387D)	GW	BWE	BW _B	BWA
Read	Н	Н	X	Х
Read	Н	L	Н	Н
Write Byte A – (DQ _A and DQP _A)	Н	L	Н	L
Write Byte B – (DQ _B and DQP _B)	Н	L	L	Н
Write All Bytes	Н	L	L	L
Write All Bytes	L	Х	Х	Х

Note:

^{9.} Table only lists a partial listing of the byte write combinations. Any Combination of BW_X is valid Appropriate write will be done based on which byte write is active.



IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1386D/CY7C1387D incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but doesn't have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1386D/CY7C1387D contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

TAP Controller Block Diagram



Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block



Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture <u>all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.</u>

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.



The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The

advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Timing



TAP AC Switching Characteristics Over the Operating Range^[10, 11]

Parameter	Description	Min.	Max.	Unit
Clock		'	1	· ·
t _{TCYC}	TCK Clock Cycle Time	50		ns
t _{TF}	TCK Clock Frequency		20	MHz
t _{TH}	TCK Clock HIGH time	25		ns
t _{TL}	TCK Clock LOW time	25		ns
Output Time	es	•	•	
t _{TDOV}	TCK Clock LOW to TDO Valid		5	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0		ns
Set-up Time	es	<u>.</u>		
t _{TMSS}	TMS Set-up to TCK Clock Rise	5		ns
t _{TDIS}	TDI Set-up to TCK Clock Rise	5		ns
t _{CS}	Capture Set-up to TCK Rise	5		
Hold Times		<u>.</u>		
t _{TMSH}	TMS hold after TCK Clock Rise	5		ns
t _{TDIH}	TDI Hold after Clock Rise	5		ns
t _{CH}	Capture Hold after Clock Rise	5		ns

Notes:

 $^{10.\,}t_{CS}$ and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register.


^{11.} Test conditions are specified using the load in TAP AC test Conditions. $t_R/t_F = 1$ ns.



3.3V TAP AC Test Conditions

Input pulse levels	
Input rise and fall times	1 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage	1.5V


3.3V TAP AC Output Load Equivalent



2.5V TAP AC Test Conditions

Input pulse levels	\dots V _{SS} to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

2.5V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics And Operating Conditions

 $(0^{\circ}\text{C} < \text{TA} < +70^{\circ}\text{C}; V_{DD} = 3.3\text{V} \pm 0.165\text{V} \text{ unless otherwise noted})^{[12]}$

Parameter	Description	Test	Conditions	Min.	Max.	Unit
V _{OH1}	Output HIGH Voltage	$I_{OH} = -4.0 \text{ mA}, V_{DDQ} = 3.3 \text{V}$		2.4		V
		$I_{OH} = -1.0 \text{ mA}, V_{DI}$	_{DQ} = 2.5V	2.0		V
V _{OH2}	Output HIGH Voltage	$I_{OH} = -100 \mu A$	$V_{DDQ} = 3.3V$	2.9		V
			$V_{DDQ} = 2.5V$	2.1		V
V _{OL1}	Output LOW Voltage	$I_{OL} = 8.0 \text{ mA}, V_{DDQ} = 3.3V$ $I_{OL} = 8.0 \text{ mA}, V_{DDQ} = 2.5V$			0.4	V
					0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA	$V_{DDQ} = 3.3V$		0.2	V
			$V_{DDQ} = 2.5V$		0.2	V
V _{IH}	Input HIGH Voltage	$V_{DDQ} = 3.3V$		2.0	V _{DD} + 0.3	V
		V _{DDQ} = 2.5V		1.7	V _{DD} + 0.3	V
V_{IL}	Input LOW Voltage	$V_{DDQ} = 3.3V$ $V_{DDQ} = 2.5V$		-0.5	0.7	V
				-0.3	0.7	V
I _X	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$!	-5	5	μA

Note:

^{12.} All voltages referenced to V_{SS} (GND).



Identification Register Definitions

Instruction Field	CY7C1386D	CY7C1387D	Description
Revision Number (31:29)	000	000	Describes the version number
Device Depth (28:24) ^[13]	01011	01011	Reserved for internal use
Device Width (23:18)	000110	000110	Defines memory type and architecture
Cypress Device ID (17:12)	100101	010101	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register

Scan Register Sizes

Register Name	Bit Size (x18)	Bit Size (x36)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-ball BGA package)	85	85
Boundary Scan Order (165-ball fBGA package)	89	89

Identification Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Note:
13. Bit #24 is "1" in the Register Definitions for both 2.5v and 3.3v versions of this device.



119-Ball BGA Boundary Scan Order [14, 15]

CY7C1386D (256K x 36)							
Bit#	Ball ID	Bit#	Ball ID				
1	H4	44	E4				
2	T4	45	G4				
3	T5	46	A4				
4	T6	47	G3				
5	R5	48	C3				
6	L5	49	B2				
7	R6	50	B3				
8	U6	51	A3				
9	R7	52	C2				
10	T7	53	A2				
11	P6	54	B1				
12	N7	55	C1				
13	M6	56	D2				
14	L7	57	E1				
15	K6	58	F2				
16	P7	59	G1				
17	N6	60	H2				
18	L6	61	D1				
19	K7	62	E2				
20	J5	63	G2				
21	H6	64	H1				
22	G7	65	J3				
23	F6	66	K2				
24	E7	67	L1				
25	D7	68	M2				
26	H7	69	N1				
27	G6	70	P1				
28	E6	71	K1				
29	D6	72	L2				
30	C7	73	N2				
31	В7	74	P2				
32	C6	75	R3				
33	A6	76	T1				
34	C5	77	R1				
35	B5	78	T2				
36	G5	79	L3				
37	В6	80	R2				
38	D4	81	T3				
39	B4	82	L4				
40	F4	83	N4				
41	M4	84	P4				
42	A5	85	Internal				
43	K4						
Notos:		t					

CY7C1387D (512K x 18)						
Bit#	Ball ID	Bit#	Ball ID			
1	H4	44	E4			
2	T4	45	G4			
3	T5	46	A4			
4	T6	47	G3			
5	R5	48	C3			
6	L5	49	B2			
7	R6	50	B3			
8	U6	51	A3			
9	R7	52	C2			
10	T7	53	A2			
11	P6	54	B1			
12	N7	55	C1			
13	M6	56	D2			
14	L7	57	E1			
15	K6	58	F2			
16	P7	59	G1			
17	N6	60	H2			
18	L6	61	D1			
19	K7	62	E2			
20	J5	63	G2			
21	H6	64	H1			
22	G7	65	J3			
23	F6	66	K2			
24	E7	67	L1			
25	D7	68	M2			
26	H7	69	N1			
27	G6	70	P1			
28	E6	71	K1			
29	D6	72	L2			
30	C7	73	N2			
31	B7	74	P2			
32	C6	75	R3			
33	A6	76	T1			
34	C5	77	R1			
35	B5	78	T2			
36	G5	79	L3			
37	B6	80	R2			
38	D4	81	T3			
39	B4	82	L4			
40	F4	83	N4			
41	M4	84	P4			
42	A5	85	Internal			
43	K4					

Notes:
14. Balls which are NC (No Connect) are pre-set LOW.
15. Bit# 85 is pre-set HIGH.



165-Ball BGA Boundary Scan Order [14, 16]

	CY7C1386D (256K x36)						
Bit#	Ball ID	Bit#	Ball ID				
1	N6	37	A9				
2	N7	38	В9				
3	10N	39	C10				
4	P11	40	A8				
5	P8	41	B8				
6	R8	42	A7				
7	R9	43	B7				
8	P9	44	B6				
9	P10	45	A6				
10	R10	46	B5				
11	R11	47	A5				
12	H11	48	A4				
13	N11	49	B4				
14	M11	50	B3				
15	L11	51	A3				
16	K11	52	A2				
17	J11	53	B2				
18	M10	54	C2				
19	L10	55	B1				
20	K10	56	A1				
21	J10	57	C1				
22	H9	58	D1				
23	H10	59	E1				
24	G11	60	F1				
25	F11	61	G1				
26	E11	62	D2				
27	D11	63	E2				
28	G10	64	F2				
29	F10	65	G2				
30	E10	66	H1				
31	D10	67	H3				
32	C11	68	J1				
33	A11	69	K1				
34	B11	70	L1				
35	A10	71	M1				
36	B10	72	J2				

CY7C1386D (256K x36)				
Bit#	Ball ID			
73	K2			
74	L2			
75	M2			
76	N1			
77	N2			
78	P1			
79	R1			
80	R2			
81	P3			
82	R3			
83	P2			
84	R4			
85	P4			
86	N5			
87	P6			
88	R6			
89	Internal			

Note: 16. Bit# 89 is pre-set HIGH.



165-Ball BGA Boundary Scan Order [14, 16]

	CY7C1387D (512K x 18)						
Bit#	Ball ID	Bit#	Ball ID				
1	N6	37	A9				
2	N7	38	B9				
3	10N	39	C10				
4	P11	40	A8				
5	P8	41	B8				
6	R8	42	A7				
7	R9	43	B7				
8	P9	44	B6				
9	P10	45	A6				
10	R10	46	B5				
11	R11	47	A5				
12	H11	48	A4				
13	N11	49	B4				
14	M11	50	B3				
15	L11	51	A3				
16	K11	52	A2				
17	J11	53	B2				
18	M10	54	C2				
19	L10	55	B1				
20	K10	56	A1				
21	J10	57	C1				
22	H9	58	D1				
23	H10	59	E1				
24	G11	60	F1				
25	F11	61	G1				
26	E11	62	D2				
27	D11	63	E2				
28	G10	64	F2				
29	F10	65	G2				
30	E10	66	H1				
31	D10	67	H3				
32	C11	68	J1				
33	A11	69	K1				
34	B11	70	L1				
35	A10	71	M1				
36	B10	72	J2				

CY7C1387D (512K x 18)					
Bit#	Ball ID				
73	K2				
74	L2				
75	M2				
76	N1				
77	N2				
78	P1				
79	R1				
80	R2				
81	P3				
82	R3				
83	P2				
84	R4				
85	P4				
86	N5				
87	P6				
88	R6				
89	Internal				



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied –55°C to +125Q°C Supply Voltage on V_{DD} Relative to GND...... $-0.5 \mbox{V}$ to +4.6 \mbox{V}

DC Voltage Applied to Outputs in Tri-State -0.5V to V_{DDQ} + 0.5V DC Input Voltage.....-0.5V to V_{DD} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage	> 2001V
(per MIL-STD-883, Method 3015)	
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	3.3V -5%/+10%	
Industrial	-40°C to +85°C		to V _{DD}

Electrical Characteristics Over the Operating Range [17, 18]

Parameter	Description	Test Conditions		Min.	Max.	Unit
V_{DD}	Power Supply Voltage			3.135	3.6	V
V_{DDQ}	I/O Supply Voltage	V _{DDQ} = 3.3V		3.135	V_{DD}	V
		V _{DDQ} = 2.5V		2.375	2.625	V
V _{OH}	Output HIGH Voltage	$V_{\rm DDQ} = 3.3 \text{V}, V_{\rm DD} = \text{Min.}, I_{\rm OH} = -4$.0 mA	2.4		V
		$V_{\rm DDO}$ = 2.5V, $V_{\rm DD}$ = Min., $I_{\rm OH}$ = -1.0 mA				V
V _{OL}	Output LOW Voltage	$V_{DDQ} = 3.3V, V_{DD} = Min., I_{OL} = 8.0 \text{ mA}$ $V_{DDQ} = 2.5V, V_{DD} = Min., I_{OL} = 1.0 \text{ mA}$			0.4	V
					0.4	V
V _{IH}	Input HIGH Voltage ^[17]	V _{DDQ} = 3.3V		2.0	V _{DD} + 0.3V	V
		V _{DDQ} = 2.5V		1.7	V _{DD} + 0.3V	V
V _{IL}	Input LOW Voltage[17]	V _{DDQ} = 3.3V		-0.3	8.0	V
		V _{DDQ} = 2.5V		-0.3	0.7	V
Input Load Current except ZZ and MODE		$GND \le V_I \le V_{DDQ}$		- 5	5	μА
	Input Current of MODE	Input = V _{SS}				μА
		Input = V _{DD}			30	μА
	Input Current of ZZ	Input = V _{SS}				μА
		Input = V _{DD}		5	μА	
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disabled	I	-5	5	μА
I _{DD}	V _{DD} Operating Supply Current	V_{DD} = Max., I_{OUT} = 0 mA, f = f _{MAX} = 1/t _{CYC}	4.0-ns cycle, 250 MHz		350	mA
			5-ns cycle, 200 MHz		300	mA
			6-ns cycle, 167 MHz		275	mA
I _{SB1}	Automatic CE	V _{DD} = Max, Device Deselected,	4.0-ns cycle, 250 MHz		160	mA
	Power-down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ f = f _{MAX} = 1/t _{CYC}	5.0-ns cycle, 200 MHz		150	mA
	Current—TTE inputs	- IMAX - I/ICYC	6.0-ns cycle, 167 MHz		140	mA
I _{SB2}	Automatic CE Power-down Current—CMOS Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$, f = 0	All speeds		70	mA
I _{SB3}	Automatic CE	V _{DD} = Max, Device Deselected, or	4.0-ns cycle, 250 MHz		135	mA
	Power-down Current—CMOS Inputs	$V_{IN} \le 0.3V \text{ or } V_{IN} \ge V_{DDQ} - 0.3V$	5.0-ns cycle, 200 MHz		130	mA
	Current—CiviO3 iriputs	$f = f_{MAX} = 1/t_{CYC}$	6.0-ns cycle, 167 MHz		125	mA
I _{SB4}	Automatic CE Power-down Current—TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = 0	All Speeds		80	mA

Shaded areas contain advance information.

Notes:

^{17.} Overshoot: $V_{IH}(AC) < V_{DD}$ +1.5V (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2V$ (Pulse width less than $t_{CYC}/2$). 18. $T_{Power-up}$: Assumes a linear ramp from 0v to $V_{DD}(min.)$ within 200 ms. During this time $V_{IH} \le V_{DD}$ and $V_{DDQ} \le V_{DD} \le V_{DD}$




Thermal Resistance^[19]

Parameter	Description	Test Conditions	TQFP Package	BGA Package	fBGA Package	Unit
Θ_{JA}		Test conditions follow standard test methods and procedures	31	45	46	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)	for measuring thermal impedance, per EIA / JESD51.	6	7	3	°C/W

Capacitance^[19]

Parameter	Description	Test Conditions	TQFP Package	BGA Package	fBGA Package	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	8	9	pF
C _{CLK}	Clock Input Capacitance	$V_{DD} = 3.3V$ $V_{DDQ} = 2.5V$	5	8	9	pF
C _{I/O}	Input/Output Capacitance		5	8	9	pF

AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range^[24, 25]

		250	250 MHz		200 MHz		167 MHz	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{POWER}	V _{DD} (Typical) to the First Access ^[20]	1		1		1		ms
Clock					I.		•	
t _{CYC}	Clock Cycle Time	4.0		5.0		6.0		ns
t _{CH}	Clock HIGH	1.7		2.0		2.2		ns
t _{CL}	Clock LOW	1.7		2.0		2.2		ns
Output Times					I.		•	
t _{CO}	Data Output Valid after CLK Rise		2.6		3.0		3.4	ns
t _{DOH}	Data Output Hold after CLK Rise	1.0		1.3		1.3		ns
t _{CLZ}	Clock to Low-Z ^[21, 22, 23]	1.0		1.3		1.3		ns

Note:

^{19.} Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics Over the Operating Range^[24, 25]

		250	250 MHz		200 MHz		167 MHz	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{CHZ}	Clock to High-Z ^[21, 22, 23]		2.6		3.0		3.4	ns
t _{OEV}	OE LOW to Output Valid		2.6		3.0		3.4	ns
t _{OELZ}	OE LOW to Output Low-Z ^[21, 22, 23]	0		0		0		ns
t _{OEHZ}	OE HIGH to Output High-Z ^[21, 22, 23]		2.6		3.0		3.4	ns
Set-up Times								
t _{AS}	Address Set-up Before CLK Rise	1.2		1.4		1.5		ns
t _{ADS}	ADSC, ADSP Set-up Before CLK Rise	1.2		1.4		1.5		ns
t _{ADVS}	ADV Set-up Before CLK Rise	1.2		1.4		1.5		ns
t _{WES}	GW, BWE, BW _X Set-up Before CLK Rise	1.2		1.4		1.5		ns
t _{DS}	Data Input Set-up Before CLK Rise	1.2		1.4		1.5		ns
t _{CES}	Chip Enable Set-Up Before CLK Rise	1.2		1.4		1.5		ns
Hold Times								
t _{AH}	Address Hold After CLK Rise	0.3		0.4		0.5		ns
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.3		0.4		0.5		ns
t _{ADVH}	ADV Hold After CLK Rise	0.3		0.4		0.5		ns
t _{WEH}	GW, BWE, BW _X Hold After CLK Rise	0.3		0.4		0.5		ns
t _{DH}	Data Input Hold After CLK Rise	0.3		0.4		0.5		ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.3		0.4		0.5		ns

Shaded areas contain advance information.

^{20.} This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD}(minimum) initially before a read or write operation can be initiated.

can be initiated.

21. t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

22. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions

23. This parameter is sampled and not 100% tested.


24. Timing reference level is 1.5V when V_{DDQ} = 3.3V and is 1.25V when V_{DDQ} = 2.5V.

25. Test conditions shown in (a) of AC Test Loads unless otherwise noted.



Switching Waveforms

Read Cycle Timing^[26]




Note: DON'T CARE UNDEFINED

26. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)

Write Cycle Timing^[26, 27]




Note:

27. Full width write can be initiated by either $\overline{\text{GW}}$ LOW; or by $\overline{\text{GW}}$ HIGH, $\overline{\text{BWE}}$ LOW and $\overline{\text{BW}}_{X}$ LOW.



Switching Waveforms (continued)

Read/Write Cycle Timing^[26, 28, 29]




Notes:

28. The data bus (Q) remains in high-Z following a Write cycle, unless a new read access is initiated by ADSP or ADSC. 29. GW is HIGH.



Switching Waveforms (continued) **ZZ Mode Timing** [30, 31]



Ordering Information

Speed (MHz)	Ordering Code	Package Name	Part and Package Type	Operating Range
250	CY7C1386D-250AXC CY7C1387D-250AXC	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Commercial
	CY7C1386D-250BGC CY7C1387D-250BGC	BG119	119-ball (14 x 22 x 2.4 mm) BGA 2 Chip Enables with JTAG	
	CY7C1387D-250BZC 3 Chip Enables with JTAG		165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables with JTAG	
	CY7C1386D-250BGXC CY7C1387D-250BGXC	BG119	Lead-Free 119-ball (14 x 22 x 2.4 mm) BGA 2 Chip Enables with JTAG	
	CY7C1386D-250BZXC CY7C1387D-250BZXC	BB165D	Lead-Free 165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables with JTAG	
200	CY7C1386D-200AXC A101 Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm 3 Chip Enables		Commercial	
			3 Chip Enables	
	CY7C1386D-200AI CY7C1387D-200AI			Industrial
	CY7C1386D-200BGC	BG119	119-ball (14 x 22 x 2.4 mm) BGA 2 Chip Enables with JTAG	Commercial
	CY7C1387D-200BGC			
	CY7C1386D-200BGI			Industrial
	CY7C1387D-200BGI			
	CY7C1386D-200BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm)	Commercial
	CY7C1387D-200BZC		3 Chip Enables with JTAG	
	CY7C1386D-200BZI			Industrial
	CY7C1387D-200BZI			

Notes:

30. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.

31. DQs are in high-Z when exiting ZZ sleep mode.



Ordering Information (continued)


Speed (MHz)	Ordering Code	Package Name	Part and Package Type	Operating Range
	CY7C1386D-200BGXC	BG119	Lead-Free 119-ball (14 x 22 x 2.4 mm) BGA 2 Chip Enables	Commercial
	CY7C1387D-200BGXC		with JTAG	
	CY7C1386D-200BGXI			Industrial
	CY7C1387D-200BGXI			
	CY7C1386D-200BZXC	BB165D	Lead-Free 165-ball Fine-Pitch Ball Grid Array (13 x 15 x	Commercial
	CY7C1387D-200BZXC		1.4mm) 3 Chip Enables with JTAG	
	CY7C1386D-200BZXI			Industrial
	CY7C1387D-200BZXI			
167	CY7C1386D-167AXC CY7C1387D-167AXC	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Commercial
	CY7C1386D-167AXI			Industrial
	CY7C1387D-167AXI			
	CY7C1386D-167BGC	BG119	119-ball (14 x 22 x 2.4 mm) BGA 2 Chip Enables with JTAG	Commercial
	CY7C1387D-167BGC			
	CY7C1386D-167BGI	Industrial		
	ICY7C1387D-167BGI			
	CY7C1386D-167BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.2mm)	Commercial
	CY7C1387D-167BZC		3 Chip Enables with JTAG	
	CY7C1386D-167BZI			Industrial
	CY7C1387D-167BZI			
	CY7C1386D-167BGXC	BG119	Lead-Free 119-ball (14 x 22 x 2.4 mm) BGA 2 Chip Enables	Commercial
	CY7C1387D-167BGXC		with JTAG	
	CY7C1386D-167BGXI			Industrial
	ICY7C1387D-167BGXI			
	CY7C1386D-167BZXC	BB165D	Lead-Free 165-ball Fine-Pitch Ball Grid Array (13 x 15 x	Commercial
	CY7C1387D-167BZXC		1.2mm) 3 Chip Enables with JTAG	
	CY7C1386D-167BZXI			Industrial
	CY7C1387D-167BZXI			

Shaded areas contain advance information. Please contact your local sales representative for availability of these parts.Lead-free BG packages(Ordering Code: BGX, BZX) will be available in 2005.




Package Diagrams


100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101





Package Diagrams (continued)






51-85115-*B



Package Diagrams (continued)

165 FBGA 13 x 15 x 1.40 MM BB165D



i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation. PowerPC is a trademark of IBM Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.