# 32Kx32 EEPROM MODULE, SMD 5962-94614 FEATURES

- Access Times of 80\*\*, 90, 120, 150ns
- MIL-STD-883 Compliant Devices Available
- Packaging:
  - 68 lead, Hermetic CQFP (G2U), 122.4mm (0.880") square, 3.56mm (0.140") height (Package 510).
  - 66-pin, PGA Type, 1.075" square, Hermetic Ceramic HIP (Package 400)
- \* This product is subject to change without notice.
- \*\* 80ns speed is not fully characterized and is subject to change or cancellation without notice.

- Data Retention at 25°C, 10 Years
- Write Endurance, 10,000 Cycles
- Organized as 32Kx32; User Configurable 64Kx16 or 128Kx8
- Commercial, Industrial and Military Temperature Ranges
- Automatic Page Write Operation
- Page Write Cycle Time: 10ms Max
- Data Polling for End of Write Detection
- Hardware and Software Data Protection
- TTL Compatible Inputs and Outputs
- 5 Volt Power Supply
- Low Power CMOS, 10mA Standby Typical
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation

# FIGURE 1 – PIN CONFIGURATION FOR WE32K32N-XH1X


#### **Top View**

_1	12	23	34	45	56
○I/O <sub>8</sub>	○WE₂#	OI/O <sub>15</sub>	I/O <sub>24</sub>	Vcc 🔾	I/O <sub>31</sub> 🔾
○I/O <sub>9</sub>	○CS <sub>2</sub> #	○I/O <sub>14</sub>	I/O <sub>25</sub>	CS4#	I/O <sub>30</sub> 🔾
○I/O <sub>10</sub>	GND	<b>○I/O</b> 13	I/O <sub>26</sub> 🔾	WE4#	I/O <sub>29</sub>
○A <sub>13</sub>	OI/O <sub>11</sub>	OI/O <sub>12</sub>	A6 🔾	I/O <sub>27</sub> 🔾	I/O <sub>28</sub> 🔾
○A14	○A₁0	OE#	A7 ()	A3 ()	A <sub>0</sub> 🔾
ONC	○A <sub>11</sub>	ONC	NC 🔾	A4 🔾	A1 (
ONC	<b>○</b> A <sub>12</sub>	○WE₁#	A8 (	A5 🔾	A <sub>2</sub>
ONC	○Vcc	<b>○</b> I/O <sub>7</sub>	A9 (	WE3#	I/O <sub>23</sub>
<b>○</b> 1/O₀	○CS₁#	<b>○I/O</b> 6	I/O <sub>16</sub>	CS3#	I/O <sub>22</sub>
○I/O <sub>1</sub>	ONC	<b>○</b> I/O₅	I/O <sub>17</sub> 🔾	GND 🔘	I/O <sub>21</sub>
○I/O <sub>2</sub>	<b>○</b> I/O₃	<b>○</b> I/O <sub>4</sub>	I/O <sub>18</sub> 🔾	I/O <sub>19</sub> 🔾	I/O <sub>20</sub>
11	22	33	44	55	66

# **Pin Description**


•
Data Input/Output
Address Inputs
Write Enable
Chip Selects
Output Enable
Power Supply
Ground
Not Connected

# **Block Diagram**




#### FIGURE 2 - PIN CONFIGURATION FOR WE32K32-XG2UX

# **Top View**



#### **Block Diagram**



#### **Pin Description**

	•
I/O0-31	Data Input/Output
A0-14	Address Inputs
WE1-4#	Write Enable
CS1-4#	Chip Selects
OE#	Output Enable
Vcc	Power Supply
GND	Ground
NC	Not Connected



#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol		Unit
Operating Temperature	TA	-55 to +125	°C
Storage Temperature	TsTg	-65 to +150	°C
Signal Voltage Relative to GND	V <sub>G</sub>	-0.6 to + 6.25	V
Voltage on OE# and A9		-0.6 to +13.5	V

#### NOTE:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	4.5	5.5	V
Input High Voltage	ViH	2.0	Vcc + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.3	+0.8	V
Operating Temp. (Mil.)	TA	-55	+125	°C
Operating Temp. (Ind.)	TA	-40	+85	°C

#### TRUTH TABLE

CS#	OE#	WE#	Mode	Data I/O
Н	Х	Х	Standby	High Z
L	L	Н	Read	Data Out
L	Н	L	Write	Data In
X	Н	Х	Out Disable	High Z/Data Out
Х	Х	Н	Write	
Х	L	Х	Inhibit	

#### **CAPACITANCE**

 $T_A = +25$ °C

Parameter	Symbol	Conditions	Max	Unit
Address input capacitance OE# capacitance	C <sub>AD</sub> C <sub>OE</sub>	VIN = 0 V, f = 1.0 MHz	50	pF
WE# capacitance	Cwe	VIN = 0 V, f = 1.0 MHz	50	pF
CS1-4# capacitance	Ccs	VIN = 0 V, f = 1.0 MHz	25	pF
Data I/O capacitance	Cı/o	VI/O = 0 V, f = 1.0 MHz	40	pF

This parameter is guaranteed by design but not tested.

#### **DC CHARACTERISTICS**

 $V_{CC} = 5.0V$ , GND = 0V, -55°C  $\leq T_A \leq +125$ °C

Domonoston	Sumbal Canditions		-80		-80 -9		-120		-150		1164
Parameter	Symbol	Conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input Leakage Current	lu	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10		10		10		10	μA
Output Leakage Current	I <sub>LOx32</sub>	CS# = V <sub>IH</sub> , OE# = V <sub>IH</sub> , V <sub>OU</sub> T = GND to		10		10		10		10	μA
		Vcc									
Operating Supply Current (x32)	I <sub>CCx32</sub>	CS# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , f = 5MHz		320		250		200		150	mA
Standby Current	I <sub>SB</sub>	CS# = V <sub>IH</sub> , OE# = V <sub>IH</sub> , f = 5MHz		2.5		2.5		2.5		2.5	mA
Output Low Voltage	Vol	I <sub>OL</sub> = 2.1mA, V <sub>CC</sub> = 4.5V		0.45		0.45		0.45		0.45	V
Output High Voltage	Vон	Іон = -400µA, Vcc = 4.5V	2.4		2.4		2.4		2.4		V

# FIGURE 3 AC Test Circuit Current Source $V_{Z} \approx 1.5V$ (Bipolar Supply) Current Source

#### **AC TEST CONDITIONS**

Parameter	Тур	Unit
Input Pulse Levels	V <sub>IL</sub> = 0, V <sub>IH</sub> = 3.0	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

Notes: V<sub>Z</sub> is programmable from -2V to +7V.

IoL & IoH programmable from 0 to 16mA.

Tester Impedance Z0 =  $75\Omega$ .

Vz is typically the midpoint of VoH and VoL.

IoL & IoH are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.

White Electronic Designs Corp. reserves the right to change products or specifications without notice.

#### **WRITE**

A write cycle is initiated when OE# is high and a low pulse is on WE# or CS# with CS# or WE# low. The address is latched on the falling edge of CS# or WE# whichever occurs last. The data is latched by the rising edge of CS# or WE#, whichever occurs first. A byte write operation will automatically continue to completion.

The WE# line transition from high to low also initiates an internal 150  $\mu$ sec delay timer to permit page mode operation. Each subsequent WE# transition from high to low that occurs before the completion of the 150  $\mu$ sec time out will restart the timer from zero. The operation of the timer is the same as a retriggerable one-shot.

## WRITE CYCLE TIMING

Figures 4 and 5 show the write cycle timing relationships. A write cycle begins with address application, write enable and chip select. Chip select is accomplished by placing the CS# line low. Write enable consists of setting the WE# line low. The write cycle begins when the last of either CS# or WE# goes low.

#### **AC Write Characteristics**

 $V_{CC} = 5.0V$ , GND = 0V, -55°C  $\leq T_A \leq +125$ °C

WRITE CYCLE	Completel	-80		-90		-120		-150		11-14
Write Cycle Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time, TYP = 6ms	twc		10		10		10		10	ms
Address Set-up Time	tas	0		0		30		30		ns
Write Pulse Width (WE# or CS#)	twp	100		100		150		150		ns
Chip Select Set-up Time	tcs	0		0		0		0		ns
Address Hold Time	tah	50		50		100		100		ns
Data Hold Time	tон	0		0		10		10		ns
Chip Select Hold Time	tсsн	0		0		0		0		ns
Data Set-up Time	tos	50		50		100		100		ns
Write Pulse Width High	twph	50		50		50		50		ns
Output Enable Set-up Time	toes	10		10		10		10		ns
Output Enable Hold Time	tоен	10		10		10		10		ns

#### FIGURE 4 – WRITE WAVEFORMS WE# CONTROLLED





FIGURE 5 - WRITE WAVEFORMS CS# CONTROLLED



## **READ**


The WE32K32-XXX stores data at the memory location determined by the address pins. When CS# and OE# are low and WE# is high, this data is present on the outputs. When CS# and OE# are high, the outputs are in a high impedance state. This 2 line control prevents bus contention.

# **AC Read Characteristics (See Figure 6)**

 $V_{CC} = 5.0V$ , GND = 0V, -55°C  $\leq T_A \leq +125$ °C

READ CYCLE	Symbol	-80		-90		-120		-150		Unit
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	trc	80		90		120		150		ns
Address Access Time	tacc		80		90		120		150	ns
CS Access Time	tacs		80		90		120		150	ns
Output Hold from Add. Change, OE# or CS#	toн	0		0		0		0		ns
Output Enable to Output Valid	toe		40		50		85		85	ns
Chip Select or OE# to Output in High Z	t <sub>DF</sub>		40		50		70		70	ns

#### FIGURE 6 - READ WAVEFORMS



#### NOTES:

- OE# may be delayed up to tacs toe after the falling edge of CS# without impact on toe or by tacc toe after an address change without impact on tacc.
- 2. tchz, tohz are specified from OE# or CS# whichever occurs first (CL = 5pF).
- 3. All I/O transitions are measured ±200 mV from steady state with loading as specified in "Load Test Circuits."

# **DATA POLLING**


The WE32K32-XXX offers a data polling feature which allows a faster method of writing to the device. Figure 7 shows the timing diagram for this function. During a byte or page write cycle, an attempted read of the last byte written will result in the complement of the written data on D7 (for each chip.) Once the write cycle has been completed, true data is valid on all outputs and the next cycle may begin. Data polling may begin at any time during the write cycle.

# **DATA POLLING CHARACTERISTICS**

 $V_{CC} = 5.0V$ , GND = 0V, -55°C  $\leq T_A \leq +125$ °C

Parameter	Symbol	Min	Max	Unit
Data Hold Time	tон	10		ns
OE# Hold Time	toeh	10		ns
OE# To Output Valid	toe		100	ns
Write Recovery Time	twr	0		ns

#### FIGURE 7 - DATA POLLING WAVEFORMS



### PAGE WRITE OPERATION

The WE32K32-XXX has a page write operation that allows one to 64 bytes of data to be written into the device and consecutively loads during the internal programming period. Successive bytes may be loaded in the same manner after the first data byte has been loaded. An internal timer begins a time out operation at each write cycle. If another write cycle is completed within 150µs or less, a new time out period begins. Each write cycle restarts the delay period. The write cycles can be continued as long as the interval is less than the time out period.

The usual procedure is to increment the least significant address lines from A0 through A5 at each write cycle. In this manner a page of up to 64 bytes can be loaded in to the EEPROM in a burst mode before beginning the relatively long interval programming cycle.


After the 150µs time out is completed, the EEPROM begins an internal write cycle. During this cycle the entire page of bytes will be written at the same time. The internal programming cycle is the same regardless of the number of bytes accessed.

#### PAGE WRITE CHARACTERISTICS

 $V_{CC} = 5.0V$ , GND = 0V,  $-55^{\circ}C \le T_A \le +125^{\circ}C$ 

PAGE MODE WRITE CHARACTERISTICS Parameter	Symbol	-80		-90		-120		-150		11.24
		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time, TYP = 6ms	twc		10		10		10		10	ms
Data Set-up Time	tos	50		50		100		100		ns
Data Hold Time	tон	0		0		10		10		ns
Write Pulse Width	twp	100		100		150		150		ns
Byte Load Cycle Time	tBLC		150		150		150		150	μs
Write Pulse Width High	twph	50		50		50		50		ns

#### FIGURE 8 - PAGE WRITE WAVEFORMS



White Electronic Designs Corp. reserves the right to change products or specifications without notice

#### FIGURE 9 – SOFTWARE BLOCK DATA PROTECTION ENABLE ALGORITHM(1)

LOAD DATA AA TO ADDRESS 5555

LOAD DATA 55 TO ADDRESS 2AAA

LOAD DATA A0 TO ADDRESS 5555

WRITES ENABLED(2)

LOAD DATA XX TO ANY ADDRESS<sup>(4)</sup>

LOAD LAST BYTE TO LAST ADDRESS ENTER DATA
PROTECT STATE

#### NOTES:

- Data Format: I/O<sub>7-0</sub> (Hex); Address Format: A<sub>14</sub> -A<sub>0</sub> (Hex).
- 2. Write Protect state will be activated at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64 bytes of data to be loaded.

# FIGURE 10 – SOFTWARE BLOCK DATA PROTECTION DISABLE ALGORITHM(1)

LOAD DATA AA TO ADDRESS 5555

LOAD DATA 55 TO ADDRESS 2AAA

LOAD DATA 80 TO ADDRESS 5555

LOAD DATA AA TO ADDRESS 5555

LOAD DATA 55 TO ADDRESS 2AAA

LOAD DATA 20 TO ADDRESS 5555

LOAD DATA XX TO ANY ADDRESS<sup>(4)</sup> EXIT DATA
PROTECT STATE(3)

LOAD LAST BYTE TO LAST ADDRESS

# SOFTWARE DATA PROTECTION

A software write protection feature may be enabled or disabled by the user. When shipped by White Microelectronics, the WE32K32-XXX has the feature disabled. Write access to the device is unrestricted.

To enable software write protection, the user writes three access code bytes to three special internal locations. Once write protection has been enabled, each write to the EEPROM must use the same three byte write sequence to permit writing. After setting software data protection, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device, however, for the duration of two. The write protection feature can be disabled by a six byte write sequence of specific data to specific locations. Power transitions will not reset the software write protection.

Each 32KByte block of the EEPROM has independent write protection. One or more blocks may be enabled and the rest disabled in any combination. The software write protection guards against inadvertent writes during power transitions, or unauthorized modification using a PROM programmer.

#### HARDWARE DATA PROTECTION

These features protect against inadvertent writes to the WE32K32-XXX. These are included to improve reliability during normal operation:

#### a) Vcc power on delay

As Vcc climbs past 3.8V typical the device will wait 5msec typical before allowing write cycles.

#### b) Vcc sense

While below 3.8V typical write cycles are inhibited.

#### c) Write inhibiting

Holding OE# low and either CS# or WE# high inhibits write cycles.

#### d) Noise filter


Pulses of <8ns (typ) on WE# or CS# will not initiate a write cycle.

#### NOTES:

- Data Format: I/O<sub>15-0</sub> (Hex);
   Address Format: A<sub>16</sub>-A<sub>0</sub> (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64 bytes of data may loaded.




# PACKAGE 400: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)




ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

# PACKAGE 510: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2U)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

#### ORDERING INFORMATION



DEVICE TYPE	SPEED	PACKAGE	SMD NO.
32K x 32 EEPROM Module	150ns	66 pin HIP (H1)	5962-94614 01HXX
32K x 32 EEPROM Module	120ns	66 pin HIP (H1)	5962-94614 02HXX
32K x 32 EEPROM Module	90ns	66 pin HIP (H1)	5962-94614 03HXX
32K x 32 EEPROM Module	150ns	68 lead CQFP/J (G2U)	5962-94614 01HZX
32K x 32 EEPROM Module	120ns	68 lead CQFP/J (G2U)	5962-94614 02HZX
32K x 32 EEPROM Module	90ns	68 lead CQFP/J (G2U)	5962-94614 03HZX