




## Product Description


Sirenza Microdevices' SPF-2000 is a high linearity, low noise 0.25 $\mu$ m pHEMT. This 300 $\mu$ m device is ideally biased at 3V, 20mA for lowest noise performance. At 5V, 40mA the device delivers excellent output TOI of 32 dBm. It provides ideal performance as driver stages in many commercial, industrial and military LNA applications.



Preliminary

## SPF-2000

### Low Noise High Linearity pHEMT GaAs FET 0.1 - 12 GHz Operation



### Product Features

- 15 dB Gmax at 12GHz
- 1.25 dB F<sub>MIN</sub> at 12 GHz
- +32 dBm Output IP3 at 12GHz
- +20 dBm Output Power at 1dB Compression

### Applications

- High IP3 LNA for VSAT, LMDS, Cellular Systems and Instrumentation
- Broadband Amplifiers

Symbol	Device Characteristics:	Test Conditions, V <sub>ds</sub> = 3V, I <sub>ds</sub> = 20 mA, T = 25°C (unless otherwise noted)	Test Frequency	Units	Min.	Typ.	Max.
<b>G<sub>max</sub></b>	Maximum Available Gain <sup>[2]</sup>	Z <sub>s</sub> = Z <sub>s</sub> <sup>*</sup> , Z <sub>L</sub> = Z <sub>L</sub> <sup>*</sup>	1.9 GHz 4.0 GHz 12.0 GHz	dB dB dB	- 21 13	25 23 15	- 25 17
<b>S<sub>21</sub></b>	Insertion Gain <sup>[2]</sup>	Z <sub>s</sub> = Z <sub>L</sub> = 50 Ohms	1.9 GHz	dB	16	18	20
<b>NF<sub>MIN</sub></b>	Minimum Noise Figure	Z <sub>s</sub> = Gamma-opt, Z <sub>L</sub> = Z <sub>L</sub> <sup>*</sup>	2.0 GHz 4.0 GHz 12.0 GHz	dB dB dB	- - -	0.5 0.6 1.2	- - -
<b>P<sub>1dB</sub></b>	Output 1dB Compression Point	V <sub>ds</sub> = 5V, I <sub>ds</sub> = 40 mA V <sub>ds</sub> = 3V, I <sub>ds</sub> = 20 mA V <sub>ds</sub> = 5V, I <sub>ds</sub> = 40 mA V <sub>ds</sub> = 3V, I <sub>ds</sub> = 20 mA	2.0 GHz 2.0 GHz 12.0 GHz 12.0 GHz	dBm dBm dBm dBm	- - - -	20.0 15.0 21 18	- - - -
<b>G<sub>1dB</sub></b>	Gain at 1dB Compression Point	V <sub>ds</sub> = 5V, I <sub>ds</sub> = 40 mA V <sub>ds</sub> = 3V, I <sub>ds</sub> = 20 mA V <sub>ds</sub> = 5V, I <sub>ds</sub> = 40 mA V <sub>ds</sub> = 3V, I <sub>ds</sub> = 20 mA	2.0 GHz 2.0 GHz 12.0 GHz 12.0 GHz	dBm dBm dBm dBm	- - - -	17.7 17.0 13.0 11.0	- - - -
<b>OIP<sub>3</sub></b>	Output Third Order Intercept Point	V <sub>ds</sub> = 5V, I <sub>ds</sub> = 40 mA V <sub>ds</sub> = 3V, I <sub>ds</sub> = 20 mA V <sub>ds</sub> = 5V, I <sub>ds</sub> = 40 mA V <sub>ds</sub> = 3V, I <sub>ds</sub> = 20 mA	2.0 GHz 2.0 GHz 12.0 GHz 12.0 GHz	dBm dBm dBm dBm	- - - -	32 28 32 30	- - - -
<b>I<sub>DSS</sub></b>	Saturated Drain Current <sup>[2]</sup>			mA	30	85	140
<b>V<sub>P</sub></b>	Pinchoff Voltage <sup>[1]</sup>	V <sub>ds</sub> = 2V, I <sub>ds</sub> = 0.150 mA		V	-1.5	-1.0	-0.5
<b>G<sub>M</sub></b>	Transconductance	V <sub>GS</sub> = -0.25V		mS	-	112	-
<b>BV<sub>GS</sub></b>	Gate to Source Breakdown Voltage <sup>[1]</sup>	I <sub>ds</sub> = 0.3mA, drain open		V	-	-17	-8
<b>BV<sub>GD</sub></b>	Gate to Drain Breakdown Voltage <sup>[1]</sup>	I <sub>ds</sub> = 0.3mA, V <sub>GS</sub> = -3.0V		V	-	-17	-8
<b>R<sub>TH</sub></b>	Thermal Resistance			C/W	-	110	-
<b>V<sub>DS</sub></b>	Operating Voltage <sup>[3]</sup>	Drain-source		V	-	-	5.5
<b>I<sub>DQ</sub></b>	Operating Current <sup>[3]</sup>	Drain-source, quiescent		mA	-	-	55
<b>P<sub>DISS</sub></b>	Power Dissipation <sup>[3]</sup>			W	-	-	0.2

[1] 100% tested - DC parameters tested on wafer.

[2] Sample tested - Samples pulled from each wafer lot. Sample test specifications are based on statistical data from sample test measurements.

[3] V<sub>DS</sub> \* I<sub>DQ</sub> < P<sub>DISS</sub> is recommended for continuous reliable operation.

The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or omissions. Sirenza Microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. Sirenza Microdevices does not authorize or warrant any Sirenza Microdevices product for use in life-support devices and/or systems. Copyright 2001 Sirenza Microdevices, Inc. All worldwide rights reserved.



**Absolute Maximum Ratings**

Operation of this device beyond any one of these parameters may cause permanent damage.

MTTF is inversely proportional to the device junction temperature. For junction temperature and MTTF considerations the operating conditions should also satisfy the following expressions:

$$P_{DC} - P_{OUT} < (T_J - T_L) / R_{TH}$$

where:

- $P_{DC}$  =  $I_{DS} * V_{DS}$  (W)
- $P_{OUT}$  = RF Output Power (W)
- $T_J$  = Junction Temperature (°C)
- $T_L$  = Lead Temperature (pin 4) (°C)
- $R_{TH}$  = Thermal Resistance (°C/W)

Parameter	Symbol	Value	Unit
Drain Current	$I_{DS}$	$I_{DSS}$	mA
Forward Gate Current	$I_{GSF}$	0.3	mA
Reverse Gate Current	$I_{GSR}$	0.3	mA
Drain-to-Source Voltage	$V_{DS}$	+7	V
Gate-to-Drain Voltage	$V_{GD}$	-8	V
Gate-to-Source Voltage	$V_{GS}$	<-5 or >0	V
RF Input Power	$P_{IN}$	100	mW
Operating Temperature	$T_{OP}$	-40 to +85	°C
Storage Temperature Range	$T_{stor}$	-40 to +150	°C
Power Dissipation	$P_{DISS}$	600	mW
Channel Temperature	$T_J$	+150	°C

**Assembly Instructions:**

The recommended die attach is conductive epoxy or AuSn (80/20) solder with limited exposure to temperatures at or above 300C. The preferred wirebond method is thermo-compression wedge bond using 0.7 mil gold wire with a maximum stage temperature of 200C. Aluminum wire should not be used.

**Design Data:**

Complete design data including S-parameters, noise parameters, and large signal model are available upon request by contacting applications support at [baredie-apps@sirenza.com](mailto:baredie-apps@sirenza.com)



*Preliminary*  
**SPF-2000 Low Noise High Linearity FET**




**Caution: ESD sensitive**  
Appropriate precautions in handling, packaging and testing devices must be observed.

**Part Number Ordering Information**

Part Number	Reel Size	Devices/Pack
SPF-2000	Gel Pak	100

**Mechanical Drawing**



Units: millimeters (inches)

Thickness: 0.1016 (0.004)

Chip edge to bond pad dimensions are shown to center of bond pad

Chip size tolerance: +/- 0.051 (0.002)

Bond Pad #1,#2 (Source) 0.056 x 0.123 (0.002 x 0.005)

Bond Pad #3,#4 (Drain) 0.070 x 0.074 (0.003 x 0.003)

Bond Pad #5,#6 (Gate) 0.056 x 0.065 (0.002 x 0.003)