**√RoHS** 

# **RF Power Field Effect Transistor**

# N-Channel Enhancement-Mode Lateral MOSFETs

Designed primarily for pulsed wideband large-signal output and driver applications with frequencies up to 450 MHz. Devices are unmatched and are suitable for use in industrial, medical and scientific applications.

- Typical CW Performance at 220 MHz: V<sub>DD</sub> = 50 Volts, I<sub>DQ</sub> = 900 mA, P<sub>out</sub> = 300 Watts Power Gain — 27 dB Drain Efficiency — 68%
- Capable of Handling 10:1 VSWR, @ 50 Vdc, 210 MHz, 300 Watts CW Output Power


#### **Features**

- Integrated ESD Protection
- Greater Negative Gate-Source Voltage Range for Improved Class C Operation
- · Excellent Thermal Stability
- Facilitates Manual Gain Control, ALC and Modulation Techniques
- 225°C Capable Plastic Package
- RoHS Compliant

# MRF6V2300N MRF6V2300NB

**PREPRODUCTION** 

10-450 MHz, 300 W, 50 V LATERAL N-CHANNEL SINGLE-ENDED BROADBAND RF POWER MOSFETS



# **Table 1. Maximum Ratings**

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	-0.5, +110	Vdc
Gate-Source Voltage	V <sub>GS</sub>	-6.0, +10	Vdc
Storage Temperature Range	T <sub>stg</sub>	- 65 to +150	°C
Operating Junction Temperature (1,2)	TJ	225	°C

# **Table 2. Thermal Characteristics**

Characteristic	Symbol	Value <sup>(3)</sup>	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$		°C/W
Case Temperature TBD°C, TBD W CW		TBD	
Case Temperature TBD°C, TBD W CW		TBD	

- 1. Continuous use at maximum temperature will affect MTTF.
- 2. MTTF calculator available at <a href="http://www.freescale.com/rf">http://www.freescale.com/rf</a>. Select Tools/Software/Application Software/Calculators to access the MTTF calculators by product. (Calculator available when part is in production.)
- 3. Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers*. Go to <a href="http://www.freescale.com/rf">http://www.freescale.com/rf</a>. Select Documentation/Application Notes AN1955.

This document contains information on a preproduction product. Specifications and information herein are subject to change without notice.



# **Table 3. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JESD22-A114)	TBD (Minimum)
Machine Model (per EIA/JESD22-A115)	TBD (Minimum)
Charge Device Model (per JESD22-C101)	TBD (Minimum)

# **Table 4. Moisture Sensitivity Level**

Test Methodology		Package Peak Temperature	Unit
Per JESD 22-A113, IPC/JEDEC J-STD-020	3	260	°C

#### **Table 5. Electrical Characteristics** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Off Characteristics					
Zero Gate Voltage Drain Leakage Current (V <sub>DS</sub> = 110 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	_		10	μAdc
Zero Gate Voltage Drain Leakage Current $(V_{DS} = 50 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	I <sub>DSS</sub>	-	7	10	μAdc
Drain-Source Breakdown Voltage (I <sub>D</sub> = 150 mA, V <sub>GS</sub> = 0 Vdc)	BV <sub>DSS</sub>	110		_	Vdc
Gate-Source Leakage Current (V <sub>GS</sub> = 5 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>		-	10	μAdc
On Characteristics				1	1
Gate Threshold Voltage (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 800 μAdc)	V <sub>GS(th)</sub>	>	2.4	_	Vdc
Drain-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2 Adc)	V <sub>DS(on)</sub>	_	0.3	_	Vdc
Dynamic Characteristics		l		1	
Reverse Transfer Capacitance (V <sub>DS</sub> = 50 Vdc ± 30 mV(rms)ac @ 1 MHz, V <sub>GS</sub> = 0 Vdc)	C <sub>rss</sub>	_	2.44	_	pF
Output Capacitance (V <sub>DS</sub> = 50 Vdc ± 30 mV(rms)ac @ 1 MHz, V <sub>GS</sub> = 0 Vdc)	C <sub>oss</sub>	_	120	_	pF
Input Capacitance (V <sub>DS</sub> = 50 Vdc ± 30 mV(rms)ac @ 1 MHz, V <sub>GS</sub> = 0 Vdc)	C <sub>iss</sub>	_	282	_	pF
Functional Tests (In Freescale Test Fixture, 50 ohm system) $V_{DD} = 8$	50 Vdc, I <sub>DQ</sub> = 900 n	nA, P <sub>out</sub> = 30	00 W, f = 220	MHz, CW	1
Power Gain	G <sub>ps</sub>	_	27	_	dB
Drain Efficiency	η <sub>D</sub>	_	68	_	%
Input Return Loss	IRL	_	-17	_	dB
P <sub>out</sub> @ 1 dB Compression Point, CW (f = 220 MHz)	P1dB	_	330	_	W



ATTENTION: The MRF6V2300N and MRF6V2300NB are high power devices and special considerations must be followed in board design and mounting. Incorrect mounting can lead to internal temperatures which exceed the maximum allowable operating junction temperature. Refer to Freescale Application Note AN3263 (for bolt down mounting) or AN1907 (for solder reflow mounting) **PRIOR TO STARTING SYSTEM DESIGN** to ensure proper mounting of these devices.

### **TYPICAL CHARACTERISTICS**




Figure 1. Power Gain and Drain Efficiency versus CW Output Power




Figure 2. Power Gain versus Output Power




Figure 3. Third Order Intermodulation Distortion versus Output Power





Figure 4. Output Power versus Input Power over Temperature

### **PACKAGE DIMENSIONS**



- NOTES:

  1. CONTROLLING DIMENSION: INCH.
  2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
  3. DATUM PLANE -H- IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE BAPTIMIC LINE.
- WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.

  4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS. 006 PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARD "E1" DO INCLUDE MOLD MISMATCH AND ARD ETERMINED AT DATUM PLANE -H-.

  5. DIMENSION "91" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE. 005 TOTAL IN EXCESS OF THE "91" DIMENSION AT MAXIMUM MATERIAL CONDITION.

  CONDITION.

  1. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-.

  7. DIMENSION A2 APPLIES WITHIN ZONE "J" ONLY.


  8. HATCHING REPRESENTS THE EXPOSED AREA OF THE HEAT SLUG.


- OF THE HEAT SLUG.

	INC	HES	MILLIMETERS		
DIM	MIN MAX		MIN	MAX	
Α	.100	.104	2.54	2.64	
A1	.039	.043	0.99	1.09	
A2	.040	.042	1.02	1.07	
D	.712	.720	18.08	18.29	
D1	.688	.692	17.48	17.58	
D2	.011	.019	0.28	0.48	
D3	.600		15.24		
Е	.551	.559	14	14.2 9.07	
E1	.353	.357	8.97		
E2	.132	.140	3.35	3.56	
E3	.124	.132	3.15	3.35	
E4	.270		6.86		
E5	.346 .350		8.79	8.89	
F	.025 BSC		0.64	BSC	
b1	.164	.170	4.17	4.32	
c1	.007	.011	0.18	0.28	
е	.106 BSC		2.69	BSC	
aaa	.0	04	0.	10	

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE

4. GATE 5. SOURCE





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NO	T TO SCALE	
TITLE:	DOCUMENT NO	DOCUMENT NO: 98ASA10575D		
TO-272 4 LEAD. WIDE BOD	CASE NUMBER	CASE NUMBER: 1484-04 05 APR 20		
T ELAB, WIDE BOD	STANDARD: NO	DN-JEDEC		

### **NOTES:**

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE H IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- 4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- 5. DIMENSIONS "b1" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 TOTAL IN EXCESS OF THE "b1" DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. DATUM A AND B TO BE DETERMINED AT DATUM PLANE H.
- 7. DIMENSION A2 APPLIES WITHIN ZONE "J" ONLY.
- 8. HATCHING REPRESENTS EXPOSED AREA OF THE HEAT SLUG. HATCHED AREA SHOWN IS ON THE SAME PLANE.

STYLE 1:
PIN 1 - DRAIN PIN 2 - DRAIN
PIN 3 - GATE PIN 4 - GATE
PIN 5 - SOURCE

	IN	INCH		MILLIMETER		INCH		М	ILLIMETER
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX
A	.100	.104	2.54	2.64	b1	.164	.170	4.17	4.32
A1	.039	.043	0.99	1.09	c1	.007	.011	.18	.28
A2	.040	.042	1.02	1.07	r1	.063	.068	1.60	1.73
D	.928	.932	23.57	23.67	е	,1	06 BSC	2	2.69 BSC
D1	.810	BSC	20	).57 BSC	e1	.239	INFO ONLY	6.07	INFO ONLY
D2	.600		15.24		aaa	.004		.004 .10	
E	.551	.559	14	14.2					
E1	.353	.357	8.97	9.07					
E2	.270		6.86						
E3	.346	.350	8.79	8.89					
F	.025	BSC	0	.64 BSC					
© F	© FREESCALE SEMICONDUCTOR, INC.  ALL RIGHTS RESERVED.  MECHANICA				L OUT	LINE	PRINT VERS	SION NO	T TO SCALE
TITLE:		TO 0-			DOCUMENT NO: 98ASA10575D REV: [			REV: D	
TO-272 4 LEAD WIDE BODY				R: 1484–04		05 APR 2006			
	4 LEAD WIDE BODY			STAN	DARD: NO	DN-JEDEC		1	

## How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or quarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006. All rights reserved.

