

# HT46R63/HT46C63 8-Bit A/D with LCD Type MCU

## Features

- Operating voltage: f<sub>SYS</sub>=4MHz: 2.2V~5.5V f<sub>SYS</sub>=8MHz: 3.3V~5.5V
- Operating frequency: External RC or Crystal
- 32.768kHz crystal oscillator used for timing purposes
- Watchdog enable or disable function
- 1x16 bits timer with an overflow interrupt (TMR)
- Time base generator (clock source: 32.768kHz) and RTC interrupts
- 4K×15 program memory
- 208×8 data memory RAM
- Maximum of 32 I/O lines (shared with INT0, INT1, TMR, AN0~AN7, PWM0~PWM3)

- 8-level stack
- Up to 0.5 $\mu s$  instruction cycle with 8MHz system clock at V\_DD=5V
- 2 external interrupts (high/low going trigger)
- One comparator
- LCD: 20×3 or 19×4, 1/3 bias with 12 pins logical outputs options. (select by options in unit of 4 pins, ×8 high sink)
- Built-in R type bias generator
- 8 channels 8-bits resolution (7-bit accuracy) A/D converter
- 4 channels PWM outputs
- 56-pin SSOP, 100-pin QFP package


# **General Description**

The HT46R63/HT46C63 are 8-bit, high performance, RISC architecture microcontroller devices specifically designed for A/D product applications that interface directly to analog signals and which require LCD Interface. The mask version HT46C63 is fully pin and functionally compatible with the OTP version HT46R63 device.

The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, multi-channel A/D Converter, Pulse Width Modulation function, HALT and wake-up functions, in addition to a flexible and configurable LCD interface enhance the versatility of these devices to control a wide range of applications requiring analog signal processing and LCD interfacing, such as electronic metering, environmental monitoring, handheld measurement tools, motor driving, etc., for both industrial and home appliance application areas.




# **Block Diagram**






# **Pin Assignment**





## **Pad Assignment**

HT46C63



\* The IC substrate should be connected to VSS in the PCB layout artwork.

# **Pin Description**

Pin Name	I/O	Option	Description
PA0~PA7	I/O	Pull-high Wake-up	I/O lines with pull-high resistors (bit option). I/O modes of each line are con- trolled by related control register bit (PAC). Each line of PA can be optioned as a wake-up input (bit option). I/O configurations: Schmitt trigger/CMOS
PB0/AN0~ PB7/AN7	I/O	Pull-High	I/O lines with pull-high resistors (bit option). I/O modes of each line are con- trolled by related control register bit (PBC). I/O configurations: Schmitt trig- ger/CMOS. Each PB line is pin shared with an A/D converter input.
PC0~PC6, PC7	I/O	Pull-High	I/O lines with pull-high resistors (bit option). I/O modes of each line are con- trolled by related control register bit (PCC). I/O configurations: Schmitt trig- ger/CMOS.
PD0/PWM0~ PD3/PWM3, PD4/INT0, PD5/INT1, PD6/TMR, PD7	I/O	Pull-High PWM Interrupt Falling and/or Rising	I/O lines with pull-high resistors (bit option). I/O modes of each line are con- trolled by related control register bit (PDC). I/O configurations: Schmitt trig- ger/CMOS. The PD0~PD3 can be selected as PWM outputs. INT0/INT1 are falling/rising edge selectable triggers.



Pin Name	I/O	Option	Description
OSC1 OSC2	I O	RC or crystal	A resistor across OSC1 and VDD or a crystal across OSC1 and OSC2 will generate a system clock.
OSC3 OSC4	I O		32768Hz crystal across OSC3 and OSC4 will generate RTC clock signal which only provides system timing.
CMPN	I		Negative input for comparator
CMPP	I	_	Positive input for comparator
СМРО	0		Comparator output
CHGO	0		Comparator output with 32768Hz carrier
VDD	_		Positive power supply
AVDD	_	_	A/D converter Positive power supply, AVDD should be externally connected to VDD
VSS	_		Negative power supply, ground
RES	I		Schmitt trigger reset input
VLCD	I/O		LCD highest voltage; should be connected to VDD with external resistor.
SEG0~SEG18	0	SEG7~SEG18 logical CMOS	LCD segment signal driving outputs SEG7~SEG10 can be optioned as out- put lines. SEG11~SEG14, SEG15~SEG18 can be optioned as a high sink- ing output lines.
COM0~COM2 COM3/SEG19	0	COM3 or SEG19	LCD common signal driving outputs

# Absolute Maximum Ratings

Supply VoltageV <sub>SS</sub> –0.3V to V <sub>SS</sub> +6.0V	Storage Temperature50°C to 125°C
Input VoltageV <sub>SS</sub> -0.3V to V <sub>DD</sub> +0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

# **D.C. Characteristics**

	Parameter		Test Conditions		-	M	
Symbol			Conditions	Min.	Тур.	Max.	Unit
V			f <sub>SYS</sub> =4MHz	2.2		5.5	V
V <sub>DD</sub>	Operating Voltage	-	f <sub>SYS</sub> =8MHz	3.3	_	5.5	V
, Operating Current (RC OSC)		3V			1	2	
I <sub>DD1</sub>	(Analog Circuit Disabled)	5V	No load, f <sub>SYS</sub> =4MHz		3	5	mA
	Operating Current	3V		_	1	2	
I <sub>DD2</sub>	(RC OSC)		No load, f <sub>SYS</sub> =4MHz	_	3	5	mA
I <sub>DD3</sub>	Operating Current	5V No load, f <sub>SYS</sub> =8MHz			3	5	mA
1	Standby Current	3V	No load,		_	5	
I <sub>STB1</sub>	(WDT OSC On, RTC Off, LCD Off)		System HALT	_	_	15	μA
1	Standby Current	3V			_	1	
I <sub>STB2</sub>	(WDT OSC Off RTC Off, LCD Off)		System HALT		_	1	μΑ

Ta=25°C



0			Test Conditions		<b>-</b>		11.14	
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit	
	Standby Current	3V				5		
I <sub>STB3</sub>	(WDT OSC Off, RTC On, LCD Off)	5V	System HALT	_		15	μA	
	Standby Current ( OSC Off, RTC On,	3V	System HALT	10	12	16		
I <sub>STB4</sub>	LCD On with Low Current Internal R Type Bias Option)	5V	V <sub>LCD</sub> =V <sub>DD</sub>	20	24	32	μΑ	
	Standby Current (OSC Off, RTC On,	3V	System HALT	16	20	26		
I <sub>STB5</sub>	LCD On with Middle Current Internal R Type Bias Option)	5V	V <sub>LCD</sub> =V <sub>DD</sub>	32	40	52	μA	
	Standby Current (WDT OSC Off,	3V	System HALT	38	52	68		
I <sub>STB6</sub>	RTC On, LCD On with High Current Internal R Type Bias Option)	5V	V <sub>LCD</sub> =V <sub>DD</sub>	76	104	136	μA	
V <sub>IL1</sub>	Input Low Voltage for I/O Ports	—	—	0		0.3V <sub>DD</sub>	V	
V <sub>IH1</sub>	Input High Voltage for I/O Ports			0.7V <sub>DD</sub>		3	V	
V <sub>IL2</sub>	Input Low Voltage (RES)			0		$0.4V_{DD}$	V	
V <sub>IH2</sub>	Input High Voltage (RES)			0.9V <sub>DD</sub>		V <sub>DD</sub>	V	
V <sub>LCD</sub>	LCD Highest Voltage			0	_	V <sub>DD</sub>	V	
	1/O Port Source Current	3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-2	-4		mA	
I <sub>OH1</sub>	I/O Port Source Current	5V	VOH-0.9VDD	-5	-8	_		
		3V	V/	6	12	_		
I <sub>OL1</sub>	I/O Port Sink Current	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	10	25		mA	
		3V	<u>)</u> / −0.0)/	-2	-4	_		
I <sub>OH2</sub>	SEG7~18 Logical Source Current	5V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-4	-8	_	mA	
1		3V		8		_		
I <sub>OL2</sub>	SEG7~10 Logical Sink Current	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	16		_	mA	
		3V	N 0.4V	16		_		
I <sub>OL3</sub>	SEG11~18 Logical Sink Current	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	32		_	mA	
I <sub>OHTOTAL</sub>	I/O Port Total Source Current	_		_		-100	mA	
I <sub>OLTOTAL</sub>	I/O Port Total Sink Current	_		_		100	mA	
D		3V		40	60	80		
R <sub>PH</sub>	Pull-High Resistance (I/O)	5V		10	30	50	kΩ	
V <sub>OS</sub>	Comparator Input Offset Voltage	_		-10	_	10	mV	
VI	Comparator Input Voltage Range			0.2		V <sub>DD</sub> -0.8	V	
V <sub>AD</sub>	A/D Input Voltage	_		0		V <sub>DD</sub>	V	
E <sub>AD</sub>	A/D Conversion Integral Nonlinearity Error	_	_	_	±0.5	±1	LSB	
1	Additional Power Consumption	3V		_	0.5	1	mA	
ADC	if A/D Converter is Used	5V	]	_	1.5	3	mA	



# A.C. Characteristics

### Ta=25°C

0	Description		Test Conditions		_		11	
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit	
¢		_	2.2V~5.5V	400	_	4000		
f <sub>SYS1</sub>	System Clock (Crystal)	_	3.3V~5.5V	400	_	8000	kHz	
f <sub>SYS2</sub>	System Clock (32768Hz Crystal OSC)	_	2.2V~5.5V		32768	_	Hz	
£	Timer land Francisco	_	2.2V~5.5V	0	_	4000		
f <sub>TIMER</sub> Ti	Timer Input Frequency	_	3.3V~5.5V	0	_	8000	kHz	
t	Watahdag Oppillator Daried	3V		45	90	180	μs	
t <sub>WDTOSC</sub> Wa	Watchdog Oscillator Period	5V	_	32	65	130		
t <sub>WDT</sub>	Watchdog Time-out Period		Note: t <sub>SYS</sub> =4/f <sub>SYS</sub>	$\begin{array}{l} 65536 \times t_{\text{SYS}} \text{ or} \\ 65536 \times t_{\text{WDTOSC}} \text{ or} \\ 65536 \times t_{\text{RTCOSC}} \end{array}$				
t <sub>RES</sub>	External Reset Low Pulse Width	_	—	1	_	_	μs	
t <sub>SST</sub>	System Start-up Timer Period	_	Power-up or wake-up from HALT	_	1024	_	t <sub>SYS</sub>	
t <sub>INT</sub>	Interrupt Pulse Width		_	1	_		μs	
t <sub>AD</sub>	A/D Clock Period	_	_	1	_	_	μs	
t <sub>ADC</sub>	A/D Conversion Time	_	_	64	_		t <sub>AD</sub>	
t <sub>ADCS</sub>	A/D Sampling Time	_	_	_	32		t <sub>AD</sub>	
t <sub>COMP</sub>	Response Time of Comparator	_	—	_	_	3	μs	

Note: t<sub>SYS</sub>=1/f<sub>SYS</sub>



## **Functional Description**

#### **Execution Flow**

The system clock for the microcontroller is derived from an external RC or crystal oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of 4 system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch and decoding takes an instruction cycle while execution take the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

#### **Program Counter – PC**

The program counter controls the sequence in which the instructions stored in the program memory are executed and its contents specify full range of program memory. After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL (program counter lower-order byte register), subroutine call, initial reset, interrupts or return from subroutine or interrupts, the program counter manipulates the program transfer by loading the address corresponding to each instruction.


The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower-order byte of the program counter (PCL) can be accessed by using software instructions. Moving data into the PCL performs a short jump. The destination will be within the current program ROM page.

Once the control transfer takes place, the execution suffers from having an additional dummy cycle.

#### **Program Memory – PROM**

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into



Mode	Program Counter										
Mode	*11~*8	*7	*6	*5	*4	*3	*2	*1	*0		
Initial Reset	0000	0	0	0	0	0	0	0	0		
External Interrupt 0	0000	0	0	0	0	0	1	0	0		
External Interrupt 1	0000	0	0	0	0	1	0	0	0		
Timer/Event Counter Overflow	0000	0	0	0	0	1	1	0	0		
Time Base Time-out	0000	0	0	0	1	0	0	0	0		
A/D Interrupt	0000	0	0	0	1	0	1	0	0		
RTC Interrupt	0000	0	0	0	1	1	0	0	0		
Skip	PC+2										
Loading PCL	@11~@8	@7	@6	@5	@4	@3	@2	@1	@0		
Jump, Call Branch	#11~#8	#7	#6	#5	#4	#3	#2	#1	#0		
Return (RET, RETI)	S11~S8	S7	S6	S5	S4	S3	S2	S1	S0		

### Execution flow

#### Program counter

Note: \*11~\*0: Program counter bits

S11~S0: Stack register bits

@7~@0: PCL bits



4096×15 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H

This area is reserved for program initialization. After chip reset, the program always begins execution at location 000H.

Location 004H

This area is reserved for the external interrupt 0 service program. If the  $\overline{INT0}$  input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at this location.

Location 008H

This area is reserved for the external interrupt 1 service program. If the  $\overline{INT1}$  input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at this location.

Location 00CH

This area is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Location 010H

This area is reserved for the time base interrupt service program. If the a time base time-out occurs, the interrupt is enabled and the stack is not full, the program begins execution at this location.

Location 014H


This area is reserved for the A/D converter interrupt service program. If the interrupt is activated (when the A/D conversion is completed), the interrupt is enabled and the stack is not full, the program begins execution at this location.

Location 018H

This area is reserved for the RTC interrupt service program. When the RTC time-out occurs, the interrupt is enabled and the stack is not full, the program begins execution at this location.

Table location

Any location in the program memory can be used as look-up tables. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the



#### Program memory

higher-order byte to lower portion of TBLH(08H) and the remaining bits (1 bits) of TBLH are read as "0". The table pointer (TBLP) is read/write register (07H), which indicates the table location. Before accessing the table, the location has to be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR(interrupt service routine) both employ the table read instruction, the contents of TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors are thus brought about. Given this, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH in the main routine has been backup. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

### Stack Register – STACK

This is a special part of memory, which is used to save the contents of the program counter only. The stack is organized into 8 levels and is neither part of the data not programmable space, and is not accessible. The activated level is indexed by the stack pointer and is not ac-

Instruction		Table Location											
Instruction	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0	
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0	
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0	

#### Table location

P11~P8: Current program counter bits

Note: \*11~\*0: Table location bits @7~@0: Table pointer bits



cessible. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the stack pointer will point to the top of the stack.


If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decreased (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In similar case, if the stack is full and a "call" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 8 return addresses are stored).

#### Data Memory – RAM

The data memory is designed with  $239 \times 8$  bits. The data memory is divided into two functional groups: special function registers and general purpose data memory ( $208 \times 8$ ). Most are read/write, but some are read only.

The special function registers include the indirect addressing register 0 and 1 (R0;00H, R1;02H), memory pointer 0 and 1 (MP0;01H, MP1;03H), bank pointer (BP:04H), accumulator (ACC;05H), program counter lower-order byte register (PCL;06H), table pointer (TBLP;07H), table higher-order byte register (TBLH;08H), real time clock control register (RTCC;09H), status register (STATUS;0AH), interrupt control register (INTC0;0BH), timer higher-order byte register (TMRH;0CH), timer lower-order byte register (TMRL;0DH), timer control register (TMRC;0EH), I/O port data registers (PA;12H, PB;14H, PC;16H, PD;18H), I/O port control registers (PAC;13H, PBC;15H, PCC;17H, PDC;19H), PWM0 (1AH), PWM1 (1BH), PWM2 (1CH), PWM3 (1DH), INTC1 (1EH), the A/D result register (ADR;21H), the A/D control register (ADCR;22H) and the A/D clock setting register (ACSR;23H). The remaining space before the 60H is reserved for future expansion and reading these locations will return the result "00H". The general-purpose data memory, addressed from 30H to FFH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and cleared by "SET [m].i" and "CLR [m].i", respectively. They are also indirectly accessible through memory pointers (MP0 and MP1).





#### Indirect Addressing Register

Location 00H (02H) is indirect addressing registers that are not physically implemented. Any read/write operation of [00H] ([02H]) will access data memory pointed to by MP0 (MP1). Reading location 00H (02H) itself indirectly will return the result "00H". Writing indirectly results in no operation.

The memory pointers are 8-bit registers. Only the MP1/R1 can be used to access the LCD RAM (BP=1).



Labels	Bits	Function
с	0	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
OV	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the high- est-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared by a system power-up or executing the "CLR WDT" instruction. PD is set by execut- ing the "HALT" instruction.
то	5	TO is cleared by system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
	6, 7	Unused bit, read as "0"

Status register

#### **Bank Pointer**

The bank pointer is used to assign the accessed RAM bank. When the users want to access the RAM bank "0" a 0 should be loaded onto BP. When the BP is equal to "1", the LCD RAM will be accessed (use MP1/R1 indirect addressing only). RAM locations before 40H in any bank are overlapped.

#### Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

### Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ ....)

The ALU not only saves the results of a data operation but also changes the status register.

### Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PD flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PD flag. In addition

operations related to the status register may give different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PD flag can be affected only by executing the "HALT" or "CLR WDT" instruction or a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

### Interrupt

The microcontroller provides two external interrupts, an internal timer/event counter overflow interrupt, a time base time-out interrupt, an A/D converter end-of-conversion interrupt and a real time clock time-out interrupt. The interrupt control registers (INTC0: 0BH and INTC1: 1EH) contains the interrupt control bits to set the enable or disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval but only the interrupt request flags are recorded. If a certain interrupt requires servicing within the service routine, the programmer may set the EMI and the corresponding bit of INTCO/INTC1 to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decreased. If immediate service is desired, the stack has to be prevented from becoming full.



All these kinds of interrupts have the wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack and then branching to subroutines at specified location(s) in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register are altered by the interrupt service program, which corrupts the desired control sequence, the programmer should save these contents first.

External interrupts are triggered by a high to low and/or low to high transition of INTO/INT1 and the related interrupt request flag (bit 4/5 of INTC0 ) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 004H/008H will occur. The external interrupt request flag and EMI bits will cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (bit 6 of INTCO), caused by a timer overflow. When the interrupt is enabled, the stack is not full and the timer/event counter interrupt request flag is set, a subroutine call to location 00CH will occur. The related interrupt request flag will be reset and the EMI bit cleared to disable further interrupts.

The time base time-out interrupt is initialized by setting the time base time-out interrupt request flag (bit 4 of INTC1), caused by a time base time-out. When the interrupt is enabled, the stack is not full and the time base time-out interrupt request flag is set, a subroutine call to location 010H will occur. The related interrupt request flag will be reset and the EMI bit cleared to disable further interrupts.

The A/D converter end-of-conversion interrupt is initialized by setting the A/D end-of-conversion interrupt request flag (bit 5 of INTC1), caused by an end of A/D conversion. When the interrupt is enabled, the stack is not full and the end of A/D conversion interrupt request flag is set, a subroutine call to location 014H will occur. The related interrupt request flag will be reset and the EMI bit cleared to disable further interrupts.

The real time clock time-out interrupt is initialized by setting the real time clock interrupt request flag (bit 6 of INTC1), caused by a RTC time-out. When the interrupt is enabled, the stack is not full and the RTC time-out interrupt request flag is set, a subroutine call to location 018H will occur. The related interrupt request flag will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to "1" (of course, if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not. Interrupts, occurring in the interval between rising edge of two consecutive T2 pulses, will be serviced on the later of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the priorities in the follow table apply. These can be masked by clearing the EMI bit.

Interrupt Source	Priority	Vector
External Interrupt 0	1	004H
External Interrupt 1	2	008H
Timer/Event Counter Overflow Interrupt	3	00CH
Time Base Time-out Interrupt	4	010H
End of A/D Conversion Interrupt	5	014H
RTC Time-out Interrupt	6	018H

The external interrupt 0/1 request flags (EI0F/EI1F), timer/event counter interrupt request flag (TF), time base interrupt request flag (TBF), A/D converter interrupt request flag (ADF), RTC interrupt request flag (RTF), enable external interrupt 0/1 (EE0I/EE1I), enable timer/event counter interrupt bit (ETI), enable time base interrupt (ETBI), enable A/D converter interrupt (EADI), enable RTC interrupt (ERTI) and enable master interrupt bit(EMI) constitute interrupt control registers (INTC0/INTC1) which is located at 0BH/1EH in the data memory. EMI, EE0I, EE1I, ETI, EADI and ERTI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupts from being serviced. Once the interrupt request flags (EI0F, EI1F, TF, TBF, ADF, RTF) are set, they will remain in the INTC0/INTC1 until the interrupts are serviced or cleared by software instructions.

It is suggested that a program does not use the "call" within a interrupt subroutine. It because interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine. The definitions of INTC0 and INTC1 registers are as shown.

Bit No.	Label	Function
INTC0	Regist	er
0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)
1	EE0I	Controls the external interrupt 0 (1= enabled; 0= disabled)
2	EE1I	Controls the external interrupt 1 (1= enabled; 0= disabled)
3	ETI	Controls the timer/event counter over- flow interrupt (1= enabled; 0= disabled)
4	EI0F	External interrupt 0 request flag (1= active; 0= inactive)



HT46R63/HT46C63
-----------------

Bit No.	Label	Function
5	EI1F	External interrupt 1 request flag (1= active; 0= inactive)
6	TF	Timer/Event Counter overflow request flag (1= active; 0= inactive)
7	_	Unused bit, read as "0"
INTC1	Regist	er
0	ETBI	Controls the time base interrupt (1= enabled; 0= disabled)
1	EADI	Controls the A/D converter interrupt (1= enabled; 0= disabled)
2	ERTI	Controls the real time clock interrupt (1= enabled; 0= disabled)
3	_	Unused bit, read as "0"
4	TBF	Time base time-out interrupt 0 request flag (1= active; 0= inactive)
5	ADF	End of A/D conversion interrupt request flag (1= active; 0= inactive)
6	RTF	RTC time-out interrupt request flag (1= active; 0= inactive)
7		Unused bit, read as "0"

### **Oscillator Configuration**

There are four oscillator circuits implemented in the micro-controller.

Two of them are designed for system clocks, namely the external RC oscillator and the crystal oscillator, which

are determined by options. The HALT mode stops the system oscillator and resists the external signal to conserve power. Another one is a 32768Hz crystal oscillator, which only provides use for real time clock. The other one is a built-in 12KHz RC oscillator, which is used for WDTOSC.


If the system clock uses the external RC oscillator, an external resistor between OSC1 and VDD is required and the resistance should range from  $24k\Omega$  to  $1M\Omega$ . The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic.

If the system clock uses the crystal oscillator, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are demanded. Instead of a crystal, the resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

If the RTCOSC is used, a crystal across OSC3 and OSC4 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are demanded.

#### Watchdog Timer – WDT

The clock source of WDT (and LCD, RTC, Time Base ) is implemented by a dedicated crystal oscillator (32.768kHz: RTCOSC) or instruction clock (system frequency divided by 4:  $f_{SYS}/4$ ) or a dedicated RC oscillator (12KHz:WDTOSC) decided by options. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable



Watchdog Timer



results. The watchdog timer can be disabled by options. If the watchdog timer is disabled, all the executions related to the WDT result in no operation. The WDT time-out period is fixed as 2<sup>16</sup>/f<sub>S</sub>. The f<sub>S</sub> means the clock frequency of WDT, time base, RTC and LCD. If WDTOSC is selected as the WDT clock, the time-out period may vary with temperatures, VDD and process variations. The WDTOSC and RTCOSC can be still running (decided by option) at the halt mode if they are selected as the WDT clock source. Once the 32.768kHz oscillator (with a period of 31.25µs normally) is selected to be the clock source of WDT (and LCD, RTC, Time Base), it is directly divided by 2<sup>16</sup> to get the nominal time-out period of 2 seconds. If the WDT clock comes from the instruction clock, the WDT will stop counting and lose its protecting purpose in halt mode. In this situation the logic can only be restarted by external logic. If the device operates in a noisy environment, using the RTCOSC or WDTOSC is strongly recommended, since the HALT will stop the system clock.

The overflow of WDT under normal operation will initialize "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset", and only the PC and SP are reset to zero. To clear the contents of WDT, 3 methods are adopted; external reset (a low level to RES), software instruction(s) and a HALT instruction. The software instruction(s) include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2" Of these two types of instruction, only one can be active depending on the options - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLR WDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out. The RTC oscillator should be designed as an auto-speed-up oscillator. After the RTC oscillator is oscillating, the auto-speed-up should be turned off.

#### **Time Base Generator**

There is a time base generator implemented in the micro-controller. The time base generator provides time-out periods selection whose range from  $f_S/2^{12}$  to  $f_S/2^{15}$ . When the time base time-out occurs and the stack is not full and the time base interrupt is enabled, an interrupt subroutine call to ROM location 010H will activate.

#### **RTC Generator**

There is an RTC generator implemented in the micro-controller. The RTC generator provides software configurable real time clock periods whose range from  $f_S/2^8$  to  $f_S/2^{15}$ . When the RTC time-out occurs and the stack is not full and the RTC interrupt is enabled, an in-

terrupt subroutine call to ROM location 018H will activate. The RTCC is the real time clock control register used to select the division ratio of RTC clock sources. RTCC.7~RTCC.3 cannot be used.

RTCC.2	RTCC.1	RTCC.0	RTC clock divided factor
0	0	0	2 <sup>8</sup>
0	0	1	2 <sup>9</sup>
0	1	0	2 <sup>10</sup>
0	1	1	2 <sup>11</sup>
1	0	0	2 <sup>12</sup>
1	0	1	2 <sup>13</sup>
1	1	0	2 <sup>14</sup>
1	1	1	2 <sup>15</sup>

#### **Power Down Operation – HALT**

The HALT mode is initialized by the "HALT" instruction and results in the following...

- The system oscillator will be turned off but the WDTOSC or RTCOSC will stop or keep running decided by option (If the WDTOSC or RTCOSC is selected)
- The contents of the on-chip RAM and registers remain unchanged.
- WDT will be cleared and recounted again (if the WDT clock is from the WDTOSC or RTCOSC).
- All of the I/O ports maintain their original status.
- The PD flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PD flags are examined, the reason for chip reset can be determined. The PD flag is cleared by system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC and SP; the others keep their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by the option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it is awakening from an interrupt, two sequences may happen. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled.



HT46R63/HT46C63

Once a wake-up event occurs, it takes  $1024 t_{SYS}$  (system clock period) to resume normal operation. In other words, a dummy period will be inserted after wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

The 32.768kHz crystal oscillator still run or stop in the halt mode. (decided by option)

### Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation


The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the PC and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PD and TO flags, the program can distinguish between different "chip resets".

	то	PD	Reset Conditions
	0	0	RES reset during power-up
	u	u	RES reset during normal operation
ſ	0	1	RES wake-up HALT
	1	u	WDT time-out during normal operation
	1	1	WDT wake-up HALT


#### Note: "u" means unchanged

To guarantee that the system oscillator is started and stabilized, the SST (system start-up timer) provides an extra-delay to delay 1024 system clock pulses when system power-up or the system awakes from the HALT state.


When the system power-up occurs, the SST delay is added during the reset period. But when the reset comes from the RES pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.











Reset timing chart

An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or  $\overline{\text{RES}}$  reset).

The chip reset statuses of the functional units are as shown.

PC	000H
Interrupt	Disable
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
SP	Points to the top of the stack



The registers states	are	summarized	in	the	following table.

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Rese (HALT)	WDT Time-out (HALT)*
MP0	XXXX XXXX	นนนน นนนน	սսսս սսսս սսսս		นนนน นนนน
MP1	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
BP	XX	uu	uu	uu	uu
ACC	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
PCH.PCL	000H	000H	000H	000H	000H
TBLP	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
RTCC	x0 0111	x0 0111	x0 0111	x0 0111	uu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC0	00 -000	00 -000	00 -000	00 -000	uu -uuu
INTC1	-000 -000	-000 -000	-000 -000	-000 -000	-uuu -uuu
TMRL	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMRH	xxxx xxxx	XXXX XXXX	XXXX XXXX	xxxx xxxx	นนนน นนนน
TMRC	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
РВ	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PCC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PD	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PDC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PWM0	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
PWM1	xxxx xxxx	XXXX XXXX	XXXX XXXX	xxxx xxxx	นนนน นนนน
PWM2	xxxx xxxx	XXXX XXXX	XXXX XXXX	xxxx xxxx	นนนน นนนน
PWM3	xxxx xxxx	XXXX XXXX	XXXX XXXX	xxxx xxxx	นนนน นนนน
ADR	xxxx xxxx	XXXX XXXX	XXXX XXXX	xxxx xxxx	นนนน นนนน
ADCR	0100 0000	0100 0000	0100 0000	0100 0000	นนนน นนนน
ACSR	0100	0100	0100	0100	uuuu

Note: "\*" stands for warm reset

"u" stands for unchanged

"x" stands for unknown



#### **Timer/Event Counter**

A timer/event counter is implemented in the device. The timer/event counter contains a 16-bit programmable count-up counter and the clock may come from an external source or the internal clock source.

The internal clock source is the system clock divided by 4:  $f_{SYS}/4$ . The external clock input allows the user to count external events, measure time intervals or pulse widths, or to generate an accurate time base.

There are 3 registers related to timer/event counter; TMRH(0CH), TMRL(0DH), TMRC(0EH). Writing TMRL only stores the data into a low byte buffer, and writing TMRH will put the written data and the low contents of low byte buffer to preload register (16 bits) simultaneously. The timer/event counter preload register is changed by writing TMRH operations and writing TMRL will keep the timer/event counter preload register unchanged.

Reading TMRH will also latch the TMRL into the low byte buffer to avoid the false timing problem. Reading TMRL returns the contents of the low byte buffer. In other words, the low byte of timer/event counter cannot be read directly. It has to read the TMRH first to make the low byte contents of timer/event counter latched into the buffer. The TMRC is the timer/event counter control register, which defines the operating mode, counting enable or disable and active edge.


The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from  $f_{SYS}/4$ . The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR). The counting is based on  $f_{SYS}/4$ .

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFFFH. Once overflow occurs, the counter is reloaded from the timer/event counter preload register and generates the corresponding interrupt request flag (TF; bit 6 of INTC0) at the same time.

In pulse width measurement mode with the TON and TE bits are equal to one, once the TMR has received a transition from low to high (or high to low if the TE bit is 0) it will start counting until the TMR returns to the original level and reset the TON. The measured result will remain in the timer/event counter even if the activated transition occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transition pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transition edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like the other two modes.

To enable the counting operation, the timer ON bit (TON; bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is complete. But in the other two modes the TON can only be reset by instructions. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ETI can disabled the corresponding interrupt service.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register will also load the data to timer/event counter. But if the timer/event counter is turned on, data written to the timer/event counter will only be kept in the timer/event counter preload register. The timer/event counter will still operate until the overflow occurs (a timer/event counter reloading will occur at the same time).



Timer/Event Counter



When the timer/event counter (reading TMRH) is read, the clock will be blocked to avoid errors. As this may results in a counting error, this must be taken into consideration by the programmer.

Label (TMRC)	Bits	Function				
	0~2	Unused bits, read as "0"				
TE	3	To define the active edge of TMR pin in- put signal (0=active on low to high; 1=active on high to low)				
TON	4	To enable or disable timer counting (0=disabled; 1=enabled)				
_	5	Unused bit, read as "0"				
TM0 TM1	6 7	To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused				


TMRC register

#### Input/Output Ports

There are 32 bi-directional input/output lines in the micro-controller, labeled from PA to PD, which are mapped to the data memory of [12H], [14H], [16H] and [18H], respectively. All of these I/O ports can be used as input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H or 18H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC) to control the input/output configuration. With this control register, CMOS output or schmitt trigger input with or without (depends on options) pull-high resistor structures can be reconfigured dynamically (i.e., on-the fly) under software control. To function as an input, the corresponding latch of the control register has to be set as "1". The pull-high resistor (if the pull-high resistor is enabled) will be exhibited automatically. The input sources are also dependent on the control register. If the control register bit is "1", the input will read the pad state ("mov" and read-modify-write instructions). If the control register bit is "0", the contents of the latches will move to internal data bus ("mov" and read-modify-write instructions). The input paths (pad state or latches) of read-modify-write instructions are dependent on the control register bits. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H and 19H.

After a chip reset, these input/output lines stay at a high level (pull-high options) or floating state (non-pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" (m=12H, 14H, 16H or 18H) instructions. Some instructions first input data and then follow the output operations. For example, "SET [m].i" CLR [m].i", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation),





and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The pull-high resistor of each I/O line is decided by options.

### Comparator

There is a comparator implemented in this microcontroller. This comparator can be enabled/disabled by options. Its inputs are CMPP(+) and CMPN(-) and outputs are CMPO and CHGO. When the CMPN input level is less than the level of CMPP, the CMPO output is  $V_{DD}$ . When the CMPN input level is higher than the level of CMPP, the CMPO output is  $V_{SS}$ .

The CHGO signal is combined with CMPO and 32768Hz carrier if 32768Hz RTC oscillator is applied.

This comparator also can be disabled by options. When the system enters halt mode, the comparator is disabled to reduce power consumption. Once the comparator is disabled, the CHGO and CMPO will stay at VSS level.

### LCD Display Memory

The micro-controller provides an area of embedded data memory for LCD driver. This area is located from 40H to 53H of he RAM Bank 1. Bank pointer (BP; located at 04H of the RAM) is the switch between the general purpose RAM and the LCD display memory. When the BP is set to "1", any data written into 40H~53H (indirect accessing by using the MP1and R1) will effect the LCD display. When the BP is cleared to "0", any data

written into 40H to 53H will access the general purpose data memory. The LCD display memory can be read and written to only by indirect addressing mode using MP1. When data is written into the display data area it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, an "1" or a "0" is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and LCD pattern for the micro-controller.


### LCD Driver Output and Bias Circuit

The output number of the micro-controller LCD driver can be  $20\times3$  or  $19\times4$  by options (ie., 1/3 duty or 1/4 duty). The bias type of LCD driver is "R" type, no external capacitor is required. The LCD can be optioned as "LCD on at HALT" or "LCD off at HALT" which are dependent on options.

The SEG7~SEG18 also can be optioned as logical outputs. Each group of SEG7~SEG10, SEG11~SEG14 and SEG15~SEG18 can be optioned individually. Once an LCD segment is optioned as a logical output, the contents of bit 0 of the related segment address in LCD RAM will appear on the segment.

Memory	Segment Output
Bit 0=0	VSS
Bit 0=1	VDD

Logical output function








### During a reset pulse

COM0, COM1, COM2	 	V3 V2 V1 V0
All LCD driver outputs	 	V3 V2 V1 V0
Normal operation mode		
COM0		V3 V2 V1 V0
COM1		V3 V2 V1 V0
COM2		V3 V2 V1 V0
СОМЗ		V3 V2 V1 V0
LCD segments on COM0, 1, 2, 3 sides are unlighted		V3 V2 V1 V0
Only LCD segments on COM0 sides are lighted		V3 V2 V1 V0
Only LCD segments on COM2 sides are lighted		V3 V2 V1 V0
LCD segments on COM0, 1 sides are lighted		V3 V2 V1 V0
LCD segments on COM0, 2 sides are lighted		V3 V2 V1 V0
LCD segments on COM0, 1, 2 sides are lighted		V3 V2 V1 V0
HALT mode (LCD off at HALT)		
COM0, COM1, COM2	 	V3 V2 V1 V0
All LCD driver outputs	 	V3 V2 V1 V0

Note: If LCD is turned on at HALT mode, the LCD outputs are dependent on LCD display memory.

If LCD is turned off at HALT mode, the power will be V3=V2=V1=V0=VDD LCD Driver outputs (1/4 duty, 1/3 bias)





LCD bias Block Diagram and Application Circuit

### A/D Converter

The 8 channels and 8-bit resolution (7-bit accuracy) A/D converter are implemented in this microcontroller. The reference voltage is AVDD. The AVDD pin must be connected to VDD externally. Conversion accuracy may therefore be degraded by voltage drops and noise in the event of heavily loaded or badly coupled power supply lines. The A/D converter contains 3 special registers which are; ADR (21H), ADCR (22H) and ACSR (23H). The ADR is A/D result register. After the A/D conversion is completed, the ADR should be read to get the conversion result data. The ADCR is an A/D converter control register, which defines the A/D channel number, analog channel select, start A/D conversion control bit and the end of A/D conversion flag. If the users want to start an A/D conversion, after select the converted analog channel, and then give START bit a positive pulse  $(0 \rightarrow 1 \rightarrow 0)$ . At the end of A/D conversion, the EOCB bit is cleared and an A/D converter interrupt occurs(if the A/D converter interrupt is enabled). The ACSR is an A/D clock setting register, which is used to select the A/D clock source.

The A/D converter control register is used to control the A/D converter. The bit2~bit0 of the ADCR are used to select an analog input channel. There are a total of 8

channels to select. The bit5~bit3 of the ADCR are used to set PB configurations. PB can be an analog input or as digital I/O line decided by these 3 bits. Once a PB line is selected as an analog input, the I/O functions and pull-high resistor of this I/O line are disabled. The EOCB bit (bit 6 of the ADCR) is end of A/D conversion flag. Check this bit to know when A/D conversion is completed. The START bit of the ADCR is used to begin the conversion of A/D converter. Give START bit a falling edge that means the A/D conversion has started. The A/D converter remains in reset state while the START stays at "1". In order to ensure the A/D conversion is completed, the START should stay at "0" until the EOCB is cleared to "0" (end of A/D conversion).

The bit 7 of the ACSR is used for testing purpose only. It can not be used for the users. The bit1 and bit0 of the ACSR are used to select A/D clock sources.

When the A/D conversion is completed, the A/D interrupt request flag is set. The bit is set to "1" when the START bit is set to "1".

Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADR	D7	D6	D5	D4	D3	D2	D1	D0

Label (ADCR)	Bits	Functions
ACS0 ACS1 ACS2	0 1 2	ACS2, ACS1, ACS0: A/D channel selection 0,0,0: AN0 0,0,1: AN1 0,1,0: AN2 0,1,1: AN3 1,0,0: AN4 1,0,1: AN5 1,1,0: AN6 1,1,1: AN7
PCR0 PCR1 PCR2	3 4 5	PCR2, PCR1, PCR0: PB7~PB0 pad functions 0,0,0: PB7, PB6, PB5, PB4, PB3, PB2, PB1, PB0 0,0,1: PB7, PB6, PB5, PB4, PB3, PB2, PB1, AN0 0,1,0: PB7, PB6, PB5, PB4, PB3, PB2, AN1, AN0 0,1,1: PB7, PB6, PB5, PB4, PB3, AN2, AN1, AN0 1,0,0: PB7, PB6, PB5, PB4, AN3, AN2, AN1, AN0 1,0,1: PB7, PB6, PB5, AN4, AN3, AN2, AN1, AN0 1,1,0: PB7, PB6, AN5, AN4, AN3, AN2, AN1, AN0 1,1,1: AN7, AN6, AN5, AN4, AN3, AN2, AN1, AN0
EOCB	6	End of A/D conversion flag (0: end of A/D conversion)
START	7	<ul> <li>A/D conversion sequence (START=010)</li> <li>0: Initial value after chip RESET</li> <li>0→1: Initial next A/D conversion.</li> <li>1: reset A/D converter and set EOCB to "1"</li> <li>1→0: Starts the A/D conversion.</li> <li>0: Normal state for A/D</li> </ul>

Note: It is recommended that START is "0" and PCR2~PCR0 is "000" before MCU entering HALT mode. HALT will not standby the A/D converter automatically.

ACSR register

Label (ACSR)	Bits	Functions			
ADCS0 ADCS1	0 1	ADCS1, ADCS0: Selects the A/D converter clock source 0,0: $f_{SYS}/2$ 0,1: $f_{SYS}/8$ 1,0: $f_{SYS}/32$ 1,1: Cannot be used			
CMPC	2	Comparator control (*) 0: Disable 1: Enable			
	3~6	Unused bit, read as "0"			
TEST	7	For test mode used only 0: Normal mode 1: TEST only, cannot be used			

Note: "\*" This bit is 0 during reset.




The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

### Example: using EOCB Polling Method to detect end of conversion

Example: using EOCB Polling Met	hod to detect end of conversion
clr INTC0.3	; disable A/D interrupt in interrupt control register
mov a,00100000B	
mov ADCR,a	; setup ADCR register to configure Port PB0~PB3 as A/D inputs and select ; AN0 to be connected to the A/D converter
mov a,00000001B	
mov ACSR,a	; setup the ACSR register to select $f_{\text{SYS}}/8$ as the A/D clock
Start_conversion:	
clr ADCR.7	
set ADCR.7	; reset A/D
clr ADCR.7	; start A/D
Polling_EOC:	
sz ADCR.6	; poll the ADCR register EOCB bit to detect end of A/D conversion
jmp polling_EOC	; continue polling
mov a,ADR	; read conversion result from the high byte ADR register
mov adr_buffer,a	; save result to user defined register
:	,,
: jmp start_conversion	; start next A/D conversion
Example: using Interrupt method to	o detect end of conversion
set INTC0.0	; interrupt global enable
set INTC0.3	; enable A/D interrupt in interrupt control register
mov a,00100000B	
mov ADCR,a	; setup ADCR register to configure Port PB0~PB3 as A/D inputs and select ; AN0 to be connected to the A/D converter
mov a,00000001B	
mov ACSR,a	; setup the ACSR register to select $f_{\mbox{\scriptsize SYS}}/8$ as the A/D clock
start_conversion:	
clr ADCR.7	
set ADCR.7	; reset A/D
clr ADCR.7	; start A/D
; interrupt service routine	
EOC_service routine:	
mov a_buffer,a	; save ACC to user defined register
mov a,ADR	; read conversion result from the high byte ADR register
mov adr_buffer,a	; save result to user defined register
clr ADCR.7	
set ADCR.7	; reset A/D
clr ADCR.7	; start A/D
mov a,a_buffer	; restore ACC from temporary storage
reti	





Note: A/D clock must be fsys/2, fsys/8 or fsys/32


A/D conversion timing

#### PWM

The micro-controller provides 4 channels (6+2) bits PWM outputs shared with PD0~PD3. The PWM channels has their data register. The PWMs uses a PWM counter whose stages are 8 (stage 1~stage 8:  $f_{SYS}/2^1 \sim f_{SYS}/2^8$ ). The frequency source of the PWM counter comes from  $f_{SYS}$ . The PWM register is an eight bits register. The waveforms of PWM outputs are as shown. Once the PDi (i=0~3) is selected as the PWMi output

and the output function of PDi is enabled, writing "1" to PDi data register will enable the PWMi output function. Otherwise the PDi will stay at "0". The PWM modulation frequency, PWM cycle frequency and PWM cycle duty are summarized in the following table.

PWMi Modulation	PWMi Cycle	PWMi Cycle
Frequency	Frequency	Duty
f <sub>SYS</sub> /64	f <sub>SYS</sub> /256	[PWM]/256



PWM mode



### Options


The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure proper system function.


No.	Options
1	PA wake-up enable or disable (1/0) options
2	WDT/LCD/RTC/Time Base Clock Source (f <sub>S</sub> ): RTCOSC(32768Hz crystal), T1D or WDTOSC (*1)
3	CLR WDT instructions: 1/2
4	WDT enable or disable
5	PA pull-high enable or disable (1 option : 4 bits (0~3/4~7))
6	PB pull-high enable or disable (1 option : 4 bits (0~3/4~7))
7	PC pull-high enable or disable (1 option : 4 bits (0~3/4~7))
8	PD pull-high enable or disable (1 option : 4 bits (0~3/4~7))
9	External interrupt trigger edge: high, low, high or low going or disable for PD4
10	External interrupt trigger edge: high, low, high or low going or disable for PD5
11	COM3 or SEG19 (1/4 or 1/3 duty)
12	LCD on/off at halt mode
13	enable or disable Comparator
14	enable or disable PWMi function for PDi (bit optional)
15	$f_S/2^{12} \sim f_S/2^{15}$ : Time base period
16	SEG7~SEG18 logical or LCD output (1 option: 4 bits (SEG7~SEG10/SEG11~SEG14/SEG15~SEG18))
17	System oscillators: external RC/ external crystal
18	enable or disable RTCOSC(32.768kHz crystal) or WDTOSC at HALT mode
19	LCD bias current: Low/Middle/High driving current
20	LCD driver clock selection. There are seven types of frequency signals for the LCD driver circuits: $f_S/2^2 \sim f_S/2^8$ , " $f_S$ " stands for the clock source selection by options.

Note: "\*1" T1D is stopped at HALT; RTCOSC(32.768kHz crystal) and WDT OSC are stopped or non-stopped at HALT decided by option(18).



# **Application Circuits**





Note: The resistance and capacitance for the reset circuit should be designed to ensure that VDD is stable and remains within a valid range of the operating voltage before bringing RES high.



# Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic	1	1	
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry	$ \begin{array}{c c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^$	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	1 <sup>(1)</sup>	C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)}\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1 \end{array} $	Z Z Z Z Z Z Z Z Z Z Z
Increment & D	Decrement		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 <sup>(1)</sup> 1 1 <sup>(1)</sup>	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array}$	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 <sup>(1)</sup> 1	None None None
Bit Operation		1	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 <sup>(1)</sup> 1 <sup>(1)</sup>	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 <sup>(2)</sup>	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 <sup>(2)</sup>	None
SZ [m].i	Skip if bit i of data memory is zero	1 <sup>(2)</sup>	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 <sup>(2)</sup>	None
SIZ [m]	Skip if increment data memory is zero	1 <sup>(3)</sup>	None
SDZ [m]	Skip if decrement data memory is zero	1 <sup>(3)</sup>	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 <sup>(2)</sup>	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 <sup>(2)</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 <sup>(1)</sup>	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 <sup>(1)</sup>	None
Miscellaneou	5		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 <sup>(1)</sup>	None
SET [m]	Set data memory	1 <sup>(1)</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO,PD
CLR WDT1	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PD <sup>(4)</sup>
CLR WDT2	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PD <sup>(4)</sup>
SWAP [m]	Swap nibbles of data memory	1 <sup>(1)</sup>	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PD

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- $\sqrt{}$ : Flag is affected
- -: Flag is not affected
- <sup>(1)</sup>: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- <sup>(2)</sup>: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- $^{(3)}$ :  $^{(1)}$  and  $^{(2)}$
- <sup>(4)</sup>: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PD are cleared. Otherwise the TO and PD flags remain unchanged.



# **Instruction Definition**

ADC A,[m]	Add dat	ta memo	ory and	carry to	the ac	cumulat	tor			
Description	The contents of the specified data memory, accumulator and the carry flag are added multaneously, leaving the result in the accumulator.									
Operation	$ACC \leftarrow ACC+[m]+C$									
Affected flag(s)										
	TC2	TC1	то	PD	OV	Z	AC	С		
			_		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
ADCM A,[m]	Add the	accum	ulator a	nd carry	/ to data	a memo	ory			
Description		ntents of eously, le	•							
Operation	[m] ← A	ACC+[m]	]+C							
Affected flag(s)										
	TC2	TC1	то	PD	OV	Z	AC	С		
	_	_		_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
ADD A,[m]		ta memo	•							
Description		ntents of n the ac			ata me	mory a	nd the a	ccumu		
Operation	ACC ←	ACC+[r	nl							
	$ACC \leftarrow$	ACC+[r	m]							
	ACC ←	ACC+[r	n] TO	PD	OV	Z	AC	С		
			-	PD	OV √	Z √	AC √	C V		
Affected flag(s)	TC2	TC1	TO			$\checkmark$	-	-		
Affected flag(s)	TC2 — Add imi	TC1 —	TO — data to		√	√ or	V	V		
Affected flag(s)	TC2 — Add imi	TC1 — mediate	TO — data to		√	√ or	V	V		
Affected flag(s) ADD A,x Description	TC2 — Add imi The cor accumu	TC1 — mediate	TO — data to the acc		√	√ or	V	V		
Affected flag(s) ADD A,x Description Operation	TC2 — Add imi The cor accumu	TC1 — mediate ntents of ilator.	TO — data to the acc		√	√ or	V	V		
Affected flag(s) ADD A,x Description Operation	TC2 — Add imi The cor accumu	TC1 — mediate ntents of ilator.	TO — data to the acc		√	√ or	V	V		
Affected flag(s) ADD A,x Description Operation	TC2 — Add imi The cor accumu ACC ←	TC1 — mediate ntents of ilator. ACC+x	TO — data to the acc	the acc	√ cumulate	√ or ne spec	√	√ a are a		
Affected flag(s) ADD A,x Description Operation Affected flag(s)	TC2 — Add imi The cor accumu ACC ← TC2 —	TC1 — mediate ntents of ilator. ACC+x TC1 —	TO — data to the acc TO —	PD	√ cumulate or and th OV √	√ or ne spec Z √	√ ified dat	√ a are a C		
Affected flag(s) ADD A,x Description Operation Affected flag(s)	TC2 — Add imi The cor accumu ACC ← TC2 — Add the	TC1 — mediate ntents of ilator. ACC+x TC1 —	TO data to the acc TO 	PD D the da	√ cumulate or and th OV √ ta mem	√ or ne spec Z √ ory	√ ified dat AC √	√ a are a C √		
Affected flag(s) ADD A,x Description Operation Affected flag(s)	TC2 — Add imu The cor accumu ACC ← TC2 — Add the The cor	TC1 — mediate ntents of ilator. ACC+x TC1 —	TO data to the acc TO 	PD 	√ cumulate or and th OV √ ta mem	√ or ne spec Z √ ory	√ ified dat AC √	√ a are a C √		
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description	TC2 — Add imin The corr accumu ACC ← TC2 — Add the The corr stored i	TC1 — mediate ntents of ilator. ACC+x TC1 — accumments of	TO data to the acc TO ulator to the spi ta mem	PD 	√ cumulate or and th OV √ ta mem	√ or ne spec Z √ ory	√ ified dat AC √	√ a are a C √		
Affected flag(s) ADD A,x Description Description Affected flag(s) ADDM A,[m] Description Description	TC2 — Add imin The corr accumu ACC ← TC2 — Add the The corr stored i	TC1 — mediate ntents of ilator. ACC+x TC1 — accumu ntents of n the da	TO data to the acc TO ulator to the spi ta mem	PD 	√ cumulate or and th OV √ ta mem	√ or ne spec Z √ ory	√ ified dat AC √	√ a are a C √		
Operation Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description Operation Affected flag(s)	TC2 — Add imin The corr accumu ACC ← TC2 — Add the The corr stored i	TC1 — mediate ntents of ilator. ACC+x TC1 — accumu ntents of n the da	TO data to the acc TO ulator to the spi ta mem	PD 	√ cumulate or and th OV √ ta mem	√ or ne spec Z √ ory	√ ified dat AC √	√ a are a C √		



AND A,[m]	Logical	AND ad	cumula	tor with	data m	emory				
Description		Data in the accumulator and the specified data memory perform a b eration. The result is stored in the accumulator.								
Operation	ACC $\leftarrow$	ACC "/	AND" [n	n]						
Affected flag(s)										
	TC2	TC1	ТО	PD	OV	Z	AC	С		
		—			_	$\checkmark$	_	_		
AND A,x	Logical	AND in	nmediat	e data t	o the ad	cumula	ator			
Description	Data in The res						ita perfo	rm a bi		
Operation	$ACC \leftarrow$	ACC "/	AND" x							
Affected flag(s)	[									
	TC2	TC1	то	PD	OV	Z	AC	С		
			—		—	$\checkmark$				
NDM A,[m]	Logical	AND da	ata men	nory wit	h the ac	cumula	ator			
Description	Data in eration.						cumulat ory.	or perfo		
Operation	[m] <i>← A</i>		ND″ [m]							
Affected flag(s)										
ffected flag(s)	TC2	TC1	ТО	PD	OV	Z	AC	С		
fected flag(s)	TC2	TC1	то —	PD	OV	Z V	AC	C		
	TC2 — Subrour			PD	OV —		AC	C		
Affected flag(s) <b>CALL addr</b> Description	Subrou The ins program	tine call truction n counte o the st	uncono er increr ack. Th	ditionally nents or e indica	y calls a nce to o	√ a subro btain th	AC  utine loo e addres then loo	cated a		
CALL addr Description	Subrou The ins progran this ont	tine call truction n counte o the st instruc – PC+1	uncono er increr ack. Th	ditionally nents or e indica	y calls a nce to o	√ a subro btain th	utine loo e addres	cated a		
CALL addr	Subrour The ins program this ont with the Stack ←	tine call truction n counte o the st instruc – PC+1	uncono er increr ack. Th	ditionally nents or e indica	y calls a nce to o	√ a subro btain th	utine loo e addres	cated a		
CALL addr Description Operation	Subrour The ins program this ont with the Stack ←	tine call truction n counte o the st instruc – PC+1	uncono er increr ack. Th	ditionally nents or e indica	y calls a nce to o	√ a subro btain th	utine loo e addres	cated a		
ALL addr escription peration	Subrout The ins program this ont with the Stack $\leftarrow$ PC $\leftarrow$ a	tine call truction n counte o the st instruc – PC+1 addr	unconder increr ack. Th	ditionally nents or e indica his add	y calls a nce to o ated add ress.	√ a subro btain th dress is	utine loo e addres then lo	cated a ss of the aded. F		
ALL addr escription peration ffected flag(s)	Subrout The ins program this ont with the Stack $\leftarrow$ PC $\leftarrow$ a	tine call truction n counte o the st instruc – PC+1 addr TC1	unconder increr ack. Th tion at t	ditionally nents or e indica his add	y calls a nce to o ated add ress.	√ a subro btain th dress is	utine loo e addres then lo	cated a ss of the aded. F		
ALL addr escription peration ffected flag(s)	Subrout The ins program this ont with the Stack $\leftarrow$ PC $\leftarrow$ a TC2 — Clear d	tine call truction n counte o the st instruc – PC+1 addr — TC1 — ata men	unconder increr ack. Th tion at t	ditionally nents or e indica his add	y calls a nce to o ated add ress.	√ a subro btain th dress is Z	utine loo e addres then lo	cated a ss of the aded. F		
ALL addr escription beration fected flag(s) -R [m] escription	Subrout The ins program this ont with the Stack $\leftarrow$ PC $\leftarrow$ a TC2 — Clear d	tine call truction n counte o the st instruc – PC+1 addr TC1 	unconder increr ack. Th tion at t	ditionally nents or e indica his add	y calls a nce to o ated add ress.	√ a subro btain th dress is Z	AC	cated a ss of the aded. F		
CALL addr Description Operation Affected flag(s) CLR [m] Description Operation	Subrou The ins program this ont with the Stack ← PC ← a TC2  Clear d The cor	tine call truction n counte o the st instruc – PC+1 addr TC1 	unconder increr ack. Th tion at t	ditionally nents or e indica his add	y calls a nce to o ated add ress.	√ a subro btain th dress is Z	AC	cated a ss of the aded. F		
CALL addr Description Operation	Subrou The ins program this ont with the Stack ← PC ← a TC2  Clear d The cor	tine call truction n counte o the st instruc – PC+1 addr TC1 	unconder increr ack. Th tion at t	ditionally nents or e indica his addr	y calls a nce to o ated add ress.	√ a subro btain th dress is Z	AC	cated a ss of the aded. F		



CLR [m].i	Clear b	it of dat	a memo	ory				
Description	The bit	i of the	specifie	d data r	nemory	is clea	red to 0	
Operation	[m].i ←	0						
Affected flag(s)	[							
	TC2	TC1	то	PD	OV	Z	AC	С
		_	—	_	—		—	
CLR WDT	Clear V	Vatchdo	g Timer					
Description	The Wi	DT is cle I.	ared (c	lears the	e WDT)	The po	ower do	wn bit (
Operation	WDT ← PD and	– 00H d TO ← (	0					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		_	0	0	—	—	—	
CLR WDT1	Preclea	ar Watch	idoa Tir	ner				
Description	this ins	er with C truction is instru	without	the oth	er precl	ear inst	ruction j	ust set
Operation	WDT ← PD and	– 00H* d TO ← 1	0*					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		_	0*	0*		—		
CLR WDT2	Preclea	ar Watch	ndog Tir	ner				
Description	this ins	er with C truction truction	without	the othe	er precl	ear inst	ruction,	sets the
Operation	WDT ← PD and	– 00H* d TO ← 0	0*					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		_	0*	0*	—	—	—	
CPL [m]	Comple	ement da	ata mer	nory				
Description	Each b	it of the	specifie	ed data	memor	/ is logi	ically co	mplem
		orevious				-		
Operation	[m] ←	[m]						
Affected flag(s)	[							
	TC2	TC1	то	PD	OV	Z	AC	С
							—	



CPLA [m]	Complement data memory and place result in the accumulator
Description	Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.
Operation	$ACC \leftarrow [\overline{m}]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DAA [m]	Decimal-Adjust accumulator for addition
Description	The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumu- lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD ad- justment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected.
Operation	If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 $\leftarrow$ (ACC.3~ACC.0)+6, AC1= $\overline{AC}$ else [m].3~[m].0 $\leftarrow$ (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 $\leftarrow$ ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 $\leftarrow$ ACC.7~ACC.4+AC1,C=C
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DEC [m]	Decrement data memory
Description	Data in the specified data memory is decremented by 1.
Operation	[m] ← [m]−1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DECA [m]	Decrement data memory and place result in the accumulator
Description	Data in the specified data memory is decremented by 1, leaving the result in the accumula- tor. The contents of the data memory remain unchanged.
Operation	$ACC \leftarrow [m]-1$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



HALT	Enter power down mode
Description	This instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PD) is set and the WDT time-out bit (TO) is cleared.
Operation	$PC \leftarrow PC+1$ $PD \leftarrow 1$ $TO \leftarrow 0$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
INC [m]	Increment data memory
Description	Data in the specified data memory is incremented by 1
Operation	[m] ← [m]+1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
	Increment data memory and place result is the accumulator
INCA [m] Description	Increment data memory and place result in the accumulator Data in the specified data memory is incremented by 1, leaving the result in the accumula-
Description	tor. The contents of the data memory remain unchanged.
Operation	ACC ← [m]+1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
JMP addr	Directly jump
Description	The program counter are replaced with the directly-specified address unconditionally, and
·	control is passed to this destination.
Operation	PC ←addr
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
MOV A,[m]	Move data memory to the accumulator
Description	The contents of the specified data memory are copied to the accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



DescriptionThe 8-bit data specified by the code is loaded into the accurOperationACC $\leftarrow$ xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{MOV}$ [m],AMove the accumulator to data memoryMove the accumulator to data memory $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{TC1}$ <t< th=""><th>MOV A,x</th><th>Move ir</th><th>nmediat</th><th>e data t</th><th>to the a</th><th>ccumula</th><th>itor</th><th></th><th></th></t<>	MOV A,x	Move ir	nmediat	e data t	to the a	ccumula	itor				
Operation       ACC $\leftarrow x$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ $\overline{TO}$ $\overline{PD}$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ MOV [m],A       Move the accumulator to data memory       Description       The contents of the accumulator are copied to the specified of memories).         Operation       [m] $\leftarrow ACC$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ $\overline{TO}$ $\overline{PD}$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ NOP       No operation       No operation is performed. Execution continues with the new Operation $PC \leftarrow PC+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ $\overline{TO}$ $\overline{PD}$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ OR A.[m]       Logical OR accumulator with data memory       Description       Data in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in to operation       ACC $\leftarrow ACC$ $\overline{OR}$ $\overline{AC}$ $\overline{C}$ <								d into the	e accur		
TC2       TC1       TO       PD       OV       Z       AC       C         Image: the second state of the accumulator to data memory       Description       The contents of the accumulator are copied to the specified of memories).         Operation       [m] <-ACC	Operation										
Image: Constraint of the accumulator is data memory         MOV [m],A       Move the accumulator to data memory         Description       The contents of the accumulator are copied to the specified of memories).         Operation       [m] $\leftarrow$ ACC         Affected flag(s) $TC2$ $TC1$ $TO$ PD $OV$ $Z$ $AC$ $C$ NOP       No operation       No operation is performed. Execution continues with the next Operation $PC \leftarrow PC+1$ Affected flag(s) $TC2$ $TC1$ $TO$ $PD$ $OV$ $Z$ $AC$ $C$ OR A,[m]       Logical OR accumulator with data memory       Description       Data in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the operation accumulator and the specified data perform a bitwise logical_OR operation. The result is stored in the accumulator.         Operation $ACC \leftarrow ACC$ $CR$ $R$ Logical OR immediate data to the accumulator.         Operation $ACC \leftarrow ACC$ $CR$ x       Logical OR data memory with the accumulator. $Description$ OR A,x       Logical OR immediate data to the accumulator. $Description$ $Data$ in the accumulator and the specified data perform a box of the result is stored in the accumulator.         Operation $ACC \leftarrow C$	Affected flag(s)										
Description       The contents of the accumulator are copied to the specified of memories).         Operation $[m] \leftarrow ACC$ Affected flag(s) $\boxed{TC2  TC1  TO  PD  OV  Z  AC  C}$ NOP       No operation         Description       No operation is performed. Execution continues with the new Operation         PC $\leftarrow$ PC+1         Affected flag(s) $\boxed{TC2  TC1  TO  PD  OV  Z  AC  C}$ OR A,[m]       Logical OR accumulator with data memory         Description       Data in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the operation.         Affected flag(s) $\boxed{TC2  TC1  TO  PD  OV  Z  AC  C}$ OR A,[m]       Logical OR accumulator with data memory         Description       Data in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the operation.         Affected flag(s) $\boxed{TC2  TC1  TO  PD  OV  Z  AC  C}$ OR A,x       Logical OR immediate data to the accumulator         Description       Data in the accumulator and the specified data perform a b The result is stored in the accumulator.         Operation       ACC $\leftarrow ACC "OR" x$ Affected flag(s) $\boxed{TC2  TC1  TO  PD  OV  Z  AC  C}$ $$		TC2	TC1	то	PD	OV	Z	AC	С		
Description       The contents of the accumulator are copied to the specified of memories).         Operation $[m] \leftarrow ACC$ Affected flag(s) $\boxed{TC2  TC1  TO  PD  OV  Z  AC  C}$ NOP       No operation         Description       No operation is performed. Execution continues with the new Operation         OPC $\leftarrow PC+1$ Affected flag(s) $\boxed{TC2  TC1  TO  PD  OV  Z  AC  C}$ $$				—	_	_	_		_		
memories).       (m) $\leftarrow$ ACC         Affected flag(s) $\boxed{TC2  TC1  TO  PD  OV  Z  AC  C}$ NOP       No operation         Description       No operation is performed. Execution continues with the new         Operation       PC $\leftarrow$ PC+1         Affected flag(s) $\boxed{TC2  TC1  TO  PD  OV  Z  AC  C}$ OR A,[m]       Logical OR accumulator with data memory         Description       Data in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the operation.         Affected flag(s) $\boxed{TC2  TC1  TO  PD  OV  Z  AC  C}$ OR A,[m]       Logical OR immediate data to the accumulator         Operation       ACC $\leftarrow$ ACC "OR" [m]         Affected flag(s) $\boxed{TC2  TC1  TO  PD  OV  Z  AC  C}$ $$	MOV [m],A	Move t	ne accui	nulator	to data	memory	/				
Affected flag(s) $TC2$ TC1       TO       PD       OV       Z       AC       C	Description	The contents of the accumulator are copied to the specified data memory (one of the d									
TC2TC1TOPDOVZACCNOPNo operationNo operation is performed. Execution continues with the new OperationPC $\leftarrow$ PC+1Affected flag(s) $TC2$ TC1TOPDOVZACCOR A,[m]Logical OR accumulator with data memory DescriptionData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the operationACC $\leftarrow$ ACC "OR" [m]Affected flag(s) $TC2$ TC1TOPDOVZACCOR A, xLogical OR immediate data to the accumulator DescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.DOperationACC $\leftarrow$ ACC "OR" xAffected flag(s) $TC2$ TC1TOPDOVZACCORM A,[m]Logical OR data memory with the accumulator DescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data memories) and bitwise logical_OR operation. The result is stored in the data memories) and bitwise logical_OR operation. The result is sto	Operation	[m] ←A	CC								
Image: Normal methods in the second state in the accumulator       No peration         Description       No operation is performed. Execution continues with the new Operation         PC $\leftarrow$ PC+1         Affected flag(s)         Image: TC2 TC1 TO PD OV Z AC C         Image: Ima	Affected flag(s)										
DescriptionNo operation is performed. Execution continues with the next OperationPC $\leftarrow$ PC+1Affected flag(s)TC2TC1TOPDOVZACCOR A,[m]Logical OR accumulator with data memoryDescriptionData in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the OperationAffected flag(s)TC2TC1TOPDOVZACCOR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s)TC2TC1TOPDOVZACCOR A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataORM A,[m]Logical OR data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperationIn the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperationIn the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperationIm (-ACC "OR" [m]Affected flag(s)TC2TC2TC1TO<		TC2	TC1	то	PD	OV	Z	AC	С		
DescriptionNo operation is performed. Execution continues with the next OperationPC $\leftarrow$ PC+1Affected flag(s)TC2TC1TOPDOVZACCOR A,[m]Logical OR accumulator with data memoryDescriptionData in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the OperationAffected flag(s)TC2TC1TOPDOVZACCOR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s)TC2TC1TOPDOVZACCOR A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataORM A,[m]Logical OR data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperationIn the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperationIn the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperationIm (-ACC "OR" [m]Affected flag(s)TC2TC2TC1TO<						—	_		_		
Operation $PC \leftarrow PC+1$ Affected flag(s) $TC2  TC1  TO  PD  OV  Z  AC  C$ $   OR A, [m]$ Logical OR accumulator with data memoryDescriptionData in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the OperationAffected flag(s) $TC2  TC1  TO  PD  OV  Z  AC  C$ $  OR A, x$ Logical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OR A, xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s) $TC2  TC1  TO  PD  OV  Z  AC  C$ $-  -  -  -  -  -  -  -  -  - $	NOP	No ope	ration								
Affected flag(s) $TC2$ $TC1$ $TO$ $PD$ $OV$ $Z$ $AC$ $C$ $       -$ OR A,[m]       Logical OR accumulator with data memory       Data in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the operation. ACC $\leftarrow$ ACC "OR" [m]         Affected flag(s) $TC2$ $TC1$ $TO$ $PD$ $OV$ $Z$ $AC$ $C$ $Or A, x$ Logical OR immediate data to the accumulator $Description$ $Data$ in the accumulator and the specified data perform a b $The result is stored in the accumulator.         Operation       ACC \leftarrow ACC "OR" x       Affected flag(s)       TC2 TC1 TO PD OV Z AC C         Operation       ACC \leftarrow ACC "OR" x       Affected flag(s)       TC2 TC1 TO PD OV Z AC C Oreginan       ACC \leftarrow ACC "OR" (x       Affected flag(s)       TC2 TC1 TO PD OV Z AC C Oreginan       Accc "OR" (m]       Logical OR data memo$	Description	No ope	ration is	perform	ned. Ex	ecution	continu	ies with	the nex		
TC2TC1TOPDOVZACC $         -$ OR A,[m]Logical OR accumulator with data memoryData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the ACC $\leftarrow$ ACC "OR" [m]OperationACC $\leftarrow$ ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACCOR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s)TC2TC1TOPDOVZACCORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOPeration[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACCOrmalia[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	Operation	$PC \leftarrow I$	PC+1								
OR A,[m]       Logical OR accumulator with data memory         Description       Data in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the ACC $\leftarrow$ ACC "OR" [m]         Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ OR A,x       Logical OR immediate data to the accumulator         Description       Data in the accumulator and the specified data perform a bitwise logical OR immediate data to the accumulator         Description       Data in the accumulator and the specified data perform a bitwise is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "OR" x         Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ Operation       ACC $\leftarrow$ ACC "OR" x         Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ ORM A,[m]       Logical OR data memory with the accumulator         Description       Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data         ORM A,[m]       Logical OR data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data         Operation       [m] $\leftarrow$ ACC "OR" [m]         Affected flag(s) $TC2 TC1 TO PD OV Z AC C$	Affected flag(s)										
DescriptionData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in to ACC $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{\text{TC2} \ \text{TC1} \ \text{TO} \ \text{PD} \ \text{OV} \ \text{Z} \ \text{AC} \ \text{C} \ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $		TC2	TC1	то	PD	OV	Z	AC	С		
DescriptionData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in to ACC $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{\text{TC2} \ \text{TC1} \ \text{TO} \ \text{PD} \ \text{OV} \ \text{Z} \ \text{AC} \ \text{C} \ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $		_		—	_		_	_	_		
form a bitwise logical_OR operation. The result is stored in the ACC $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{OR}$ $\overrightarrow{A,x}$ Logical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOPeration[m] $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{V}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{Operation}$ [m] $\leftarrow$ ACC "OR" [m] $\overrightarrow{Affected flag(s)}$ $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{V}$ $\overrightarrow{AC}$ $\overrightarrow{C}$	OR A,[m]	Logical	OR acc	umulate	or with c	lata me	mory				
Affected flag(s) $TC2$ $TC1$ $TO$ $PD$ $OV$ $Z$ $AC$ $C$ $       -$ OR A,x       Logical OR immediate data to the accumulator       Description       Data in the accumulator and the specified data perform a b         Description       Data in the accumulator and the accumulator.       Operation       ACC $\leftarrow$ ACC "OR" x         Affected flag(s) $TC2$ $TC1$ $TO$ PD       OV $Z$ $AC$ $C$ $       -$ Operation       ACC $\leftarrow$ TC1       TO       PD       OV $Z$ $AC$ $C$ ORM A,[m]       Logical OR data memory with the accumulator       Description       Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data         Operation $[m] \leftarrow ACC$ "OR" [m]       Affected flag(s) $TC2$ $TC1$ $TO$ $PD$ $OV$ $Z$ $AC$ $C$ $TOC$ $TC1$ $TO$ $PD$ $OV$ $Z$ $AC$ $C$ <td>Description</td> <td></td> <td></td> <td></td> <td></td> <td>•</td> <td></td> <td></td> <td>• •</td>	Description					•			• •		
TC2TC1TOPDOVZACC $        -$ OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s)TC2TC1TOPDOVZACCORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	Operation	ACC ←	ACC "	OR" [m]							
Image: OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a brace The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s) $\overline{TC2}$ TC1 TO PD OV Z AC C Image: Image: I	Affected flag(s)										
OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s) $\overline{\text{TC2}  \text{TC1}  \text{TO}  \text{PD}  \text{OV}  \text{Z}  \text{AC}  \text{C}  \  \  \  \  \  \  \  \  \  \  \  \  \$		TC2	TC1	то	PD	OV	Z	AC	С		
DescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ $         -$ <b>ORM A,[m]</b> Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{V}$ $\overrightarrow{AC}$ $\overrightarrow{C}$					_	—	$\checkmark$	_	_		
The result is stored in the accumulator.Operation $ACC \leftarrow ACC "OR" \times$ Affected flag(s) $\overline{TC2}  TC1  TO  PD  OV  Z  AC  C$ $   ORM A,[m]$ Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow ACC "OR" [m]$ Affected flag(s) $\overline{TC2}  TC1  TO  PD  OV  Z  AC  C$	OR A,x	Logical	OR imn	nediate	data to	the acc	umulate	or			
Affected flag(s) $TC2$ $TC1$ $TO$ PD $OV$ Z $AC$ C $ $ $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	Description							ata perfo	orm a b		
TC2TC1TOPDOVZACC $        -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	Operation	ACC ←	ACC "	OR″ x							
—       —       —       √       —       —         ORM A,[m]       Logical OR data memory with the accumulator         Description       Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data         Operation       [m] ←ACC "OR" [m]         Affected flag(s)       TC2 TC1 TO PD OV Z AC C	Affected flag(s)										
ORM A,[m]       Logical OR data memory with the accumulator         Description       Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data         Operation       [m] ←ACC "OR" [m]         Affected flag(s)       TC2 TC1 TO PD OV Z AC C		TC2	TC1	то	PD	OV	Z	AC	С		
Description       Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data         Operation       [m] ←ACC "OR" [m]         Affected flag(s)       TC2 TC1 TO PD OV Z AC C				_	_	_		_			
bitwise logical_OR operation. The result is stored in the data Operation [m] ←ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C	ORM A,[m]	Logical	OR dat	a memo	ory with	the acc	umulate	or			
Affected flag(s)	Description				• •				,		
TC2 TC1 TO PD OV Z AC C	Operation	[m] ←A	CC "OF	R″ [m]							
	Affected flag(s)										
		TC2	TC1	то	PD	OV	Z	AC	С		
		_				_		_			



RET	Return	from su	broutine	e							
Description	The program counter is restored from the stack. This is a 2-cycle instruction.										
Operation	$PC \leftarrow$	Stack									
Affected flag(s)											
	TC2	TC1	ТО	PD	OV	Z	AC	С			
		_	—								
RET A,x	Return	and pla	ce imm	ediate d	ata in th	ne accu	mulator				
Description	The program counter is restored from the stack and the accumulator loaded with the sp fied 8-bit immediate data.										
Operation	PC ← ACC ←										
Affected flag(s)	700 4	- ^									
/ mooled mag(o)	TC2	TC1	то	PD	OV	Z	AC	С			
	_		_	_							
RETI	Return	from int	errupt								
Description		ogram c t. EMI is									
Operation	PC ←	Stack									
	EMI ←	1									
Affected flag(s)					<i></i>	_		-			
	TC2	TC1	то	PD	OV	Z	AC	С			
	_	_	—	_	—						
RL [m]	Rotate	data me	emory le	eft							
Description	The co	ntents of	f the spe	cified d	ata men	nory are	rotated	l 1 bit le			
Operation	[m].(i+	1) ← [m]	.i; [m].i:	bit i of tl	ne data	memor	y (i=0~6	6)			
	[m].0 <del>‹</del>	– [m].7									
Affected flag(s)											
	TC2	TC1	ТО	PD	OV	Z	AC	С			
		_	—	_	—		—				
RLA [m]	Rotate	data me	emory le	eft and p	lace res	sult in th	ne accu	mulato			
Description		the spe									
•		l result ir			•						
Operation	`	+1) ← [r		i:bit i of	the dat	a memo	ory (i=0-	~6)			
	ACC.0	← [m].7	•								
Affected flag(s)											
	TC2	TC1	то	PD	OV	Z	AC	С			
		-			—		—				



RLC [m]	Rotate data memory left through carry									
Description	The contents of the specified data memory and the carry flag a places the carry bit; the original carry flag is rotated into the bi									
Operation	[m].(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 $\leftarrow$ C C $\leftarrow$ [m].7									
Affected flag(s)	[									
	TC2 TC1 TO PD OV Z AC C									
RLCA [m]	Rotate left through carry and place result in the accumula									
Description	Data in the specified data memory and the carry flag are ro carry bit and the original carry flag is rotated into bit 0 posi in the accumulator but the contents of the data memory ro									
Operation	ACC.(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 $\leftarrow$ C C $\leftarrow$ [m].7									
Affected flag(s)										
	TC2 TC1 TO PD OV Z AC C									
RR [m]	Rotate data memory right									
Description	The contents of the specified data memory are rotated 1 bit									
Operation	[m].i ← [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 ← [m].0									
Affected flag(s)										
	TC2 TC1 TO PD OV Z AC C									
RRA [m]	Rotate right and place result in the accumulator									
Description	Data in the specified data memory is rotated 1 bit right wit the rotated result in the accumulator. The contents of the da									
Operation	ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ [m].0									
Affected flag(s)										
Affected flag(s)	TC2 TC1 TO PD OV Z AC C									



RRC [m]	Potate	data me	mory ri	aht thro	ugh car	n/				
Description	Rotate data memory right through carry The contents of the specified data memory and the carry fla									
Operation	right. Bit 0 replaces the carry bit; the original carry flag is rota [m].i $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 $\leftarrow$ C C $\leftarrow$ [m].0									
Affected flag(s)										
	TC2	TC1	то	PD	OV	Z	AC	С		
				_				$\checkmark$		
RRCA [m]	Rotate	right thr	ough ca	arry and	place r	esult in	the acc	umulate		
Description	the car	the spe bit and the ac	d the ori	iginal ca	rry flag	is rotate	ed into th	ne bit 7		
Operation	ACC.i∢ ACC.7 C ← [m		⊦1); [m]	.i:bit i of	the dat	a memo	ory (i=0~	-6)		
Affected flag(s)										
	TC2	TC1	ТО	PD	OV	Z	AC	С		
	_	_	—	_			_	$\checkmark$		
SBC A,[m]	Subtrac	ct data n	nemorv	and ca	rrv from	the acc	umulato	or		
Description		ntents of	-		•					
·		from the				•		•		
Operation	ACC ←	ACC+[	m]+C							
Affected flag(s)	<b></b>									
	TC2	TC1	ТО	PD	OV	Z	AC	С		
	_	_		_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
SBCM A,[m]	Subtrac	ct data n	nemory	and car	rry from	the acc	umulato	or		
Description		ntents of from the				•		•		
Operation	[m] ← /	ACC+[m	]+C							
Affected flag(s)										
	TC2	TC1	ТО	PD	OV	Z	AC	С		
				_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
SDZ [m]	Skip if	decreme	ent data	memor	y is 0					
Description	The co	ntents of	the spe	ecified d	ata men	nory are	decrem	nented		
	instruct	ion is sk ion exec cycles).	cution, is	s discaro	ded and	a dumn	ny cycle	is repla		
Operation	Skip if	([m]–1)=	0, [m] ∢	— ([m]–́	1)					
Affected flag(s)										
	TC2	TC1	то	PD	OV	Z	AC	С		
	_						_			
	L	1	1	1	1		1			



SDZA [m]	Decrem	nent dat	a memo	ory and	place re	sult in <i>i</i>	ACC, sk	ip if 0		
Description	The contents of the specified data memory are decremented be instruction is skipped. The result is stored in the accumulator be unchanged. If the result is 0, the following instruction, fetched of execution, is discarded and a dummy cycle is replaced to get cles). Otherwise proceed with the next instruction (1 cycle).									
Operation	Skip if (	[m]–1)=	0, ACC	← ([m]	-1)					
Affected flag(s)										
	TC2	TC1	ТО	PD	OV	Z	AC	С		
	_	—		_			_			
SET [m]	Set dat	a memo	ory							
Description	Each bi	t of the	specifie	ed data i	nemory	' is set t	o 1.			
Operation	[m] ← F	FH								
Affected flag(s)										
	TC2	TC1	ТО	PD	OV	Z	AC	С		
								_		
SET [m]. i	Set bit	of data i	nemory	,						
Description	Bit i of t				ory is s	et to 1.				
Operation	[m].i ←	1								
Affected flag(s)										
	TC2	TC1	то	PD	OV	Z	AC	С		
	_						_			
SIZ [m]	Skip if i	ncreme	nt data	memory	vis 0					
Description	The cor lowing dummy the nex	instructi cycle is	on, feto s replac	ched du ed to ge	ring the	curren	nt instru	ction e		
Operation	Skip if (	[m]+1)=	:0, [m] ∢	– ([m]+	1)					
Affected flag(s)										
	TC2	TC1	то	PD	OV	Z	AC	С		
							_			
SIZA [m]										
	Increme	ent data	memoi	y and p	lace res	sult in A	CC, ski	p if 0		
Description	Increme The cor instruct mains u structio instruct	ntents of ion is sl inchang n exect	f the spe kipped a jed. If th ution, is	ecified d and the le result discar	ata mer result i is 0, the ded an	mory are s storee e followi d a du	e increm d in the ing instr mmy cy	ented l accum uction, /cle is		
Description	The cor instruct mains u structio	ntents of ion is sl inchang n exect ion (2 c	f the spe kipped a led. If th ution, is ycles). (	ecified d and the le result discar Otherwis	ata mer result i is 0, the ded an se proce	mory are s storee e followi d a du	e increm d in the ing instr mmy cy	ented l accum uction, /cle is		
	The cor instruct mains u structio instruct	ntents of ion is sl inchang n exect ion (2 c	f the spe kipped a led. If th ution, is ycles). (	ecified d and the le result discar Otherwis	ata mer result i is 0, the ded an se proce	mory are s storee e followi d a du	e increm d in the ing instr mmy cy	ented l accum uction, /cle is		
Operation	The cor instruct mains u structio instruct	ntents of ion is sl inchang n exect ion (2 c	f the spe kipped a led. If th ution, is ycles). (	ecified d and the le result discar Otherwis	ata mer result i is 0, the ded an se proce	mory are s storee e followi d a du	e increm d in the ing instr mmy cy	ented l accum uction, /cle is		



SNZ [m].i		bit i of th		-								
Description	If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the memory is not 0, the following instruction, fetched during the current instruction exect											
	is disca	irded an	d a dum	nmy cyc	le is rep	laced to	get the	-				
	wise pr	oceed w	ith the	next ins	struction	(1 cycl	e).					
Operation	Skip if	[m].i≠0										
Affected flag(s)												
	TC2	TC1	то	PD	OV	Z	AC	С				
		—	—			—	—					
SUB A,[m]	Subtrac	ct data n	nemory	from th	e accun	nulator						
Description	The spe	ecified d	ata mer	nory is s	subtract	ed from	the cor	itents o				
	result in	n the ac	cumulat	or.								
Operation	ACC ←	ACC+[										
Affected flag(s)												
	TC2	TC1	ТО	PD	OV	Z	AC	С				
	_			_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$				
SUBM A,[m]	Subtrac	ct data n	nemory	from th	e accun	nulator						
Description		ecified d					the cor	itents o				
·		n the dat		•								
Operation	[m] ← /	ACC+[m	]+1									
Affected flag(s)												
	TC2	TC1	то	PD	OV	Z	AC	С				
	_			_		$\checkmark$		$\checkmark$				
		1	1	1	1		1	1				
SUB A,x		ct immed										
Description		mediate			•		ubtracte	d from				
Operation		-	-	i uie ac	cumula	.01.						
•	ACC ←	- ACC+x	(+1									
Affected flag(s)	Тор	TOI	то			7	10	0				
	TC2	TC1	то	PD	OV	Z	AC	C				
	_		—		V	V		V				
SWAP [m]	Swap r	ibbles v	vithin th	e data r	memory							
Description	The lov	v-order a	and high	n-order	nibbles	of the s	pecified	l data n				
	ries) ar	e interch	nanged.									
Operation	[m].3~[	m].0 ↔	[m].7~[r	n].4								
Affected flag(s)												
	TC2	TC1	то	PD	OV	Z	AC	С				
								_				
	L											



SWAPA [m]		Swap data memory and place result in the accumulator										
Description		The low-order and high-order nibbles of the specified data memory are interchanged, ing the result to the accumulator. The contents of the data memory remain unchange										
Operation		ACC.3~ACC.0 ← [m].7~[m].4 ACC.7~ACC.4 ← [m].3~[m].0										
Affected flag(s)												
	TC2	TC1	то	PD	OV	Z	AC	С				
		—	_	_	—	_	_	_				
SZ [m]	Skip if o	data me	mory is	0								
Description	the cur	rent inst	of the sp truction ion (2 cy	executi	on, is d	iscarde	d and a	dumm				
Operation	Skip if [	[m]=0										
Affected flag(s)												
	TC2	TC1	то	PD	OV	Ζ	AC	С				
	_	_		_	_	_		_				
SZA [m] Description	The cor 0, the f and a d	ntents o ollowing ummy o	mory to f the spe g instruc cycle is r istructio	ecified d tion, fet eplaced	ata mer ched du d to get f	uring the	e currer	nt instru				
Operation			ISHUCHO	п(тсус	<i>ie)</i> .							
Affected flag(s)	Skip if [	<u>   </u> _0										
Allected llag(s)	TC2	TC1	то	PD	OV	Z	AC	С				
	102				0.		///					
SZ [m].i	Skip if I	oit i of th	ne data i	memory	/ is 0							
Description	instruct	ion exe	cified da cution, is Otherw	s discar	ded and	a dumr	ny cycle	is repla				
Operation	Skip if [	m].i=0										
Affected flag(s)												
	TC2	TC1	то	PD	OV	Ζ	AC	С				
	_		_	_								
TABRDC [m]	Move th	ne ROM	l code (	current	page) to	TBLH	and dat	a mem				
Description		•	FROM c I data m	•		- /		•				
Operation			de (low code (h	• •	e)							
Affected flag(s)												
	TC2	TC1	то	PD	OV	Z	AC	С				
	_	_	_	_	_	_		_				




TABRDL [m]	Move th	e ROM	l code (l	ast pag	e) to TE	LH and	l data m	nemory
Description	The low the data			`	,			
Operation	$[m] \leftarrow R$ TBLH $\leftarrow$							
Affected flog(a)		- POM	coue (i	ligh byte	=)			
Affected flag(s)	TC2	TC1	то	PD	OV	Z	AC	С
	102	101			00	2	70	
	_	_	_	_	_			_
XOR A,[m]	Logical	XOR a	ccumula	ator with	data m	emory		
Description	Data in sive_OF							
Operation	ACC $\leftarrow$	ACC "	XOR" [r	n]				
Affected flag(s)			-	-				
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_	_	_				_
XORM A,[m]	Logical	XOR da	ata men	nory witl	h the ac	cumula	itor	
Description	Data in sive_OF							
Operation	[m] ← A	CC "X	OR″ [m]					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
				_		$\checkmark$		
XOR A,x	Logical	XOR in	nmediat	e data t	o the ac	cumula	ator	
Description	Data in t	the acc	umulato	or and the	e specif	ied data	a perfori	m a bitv
	eration.	The rea	sult is s	tored in	the acc	umulato	or. The	0 flag is
Operation	$ACC \leftarrow$	ACC "2	XOR" x					
Affected flag(s)								
	TC2	TC1	то	PD	OV	7	AC	0
		101	10		00	Z	AC	C



# Package Information


56-pin SSOP (300mil) Outline Dimensions



Symbol	Dimensions in mil										
Symbol	Min.	Nom.	Max.								
A	395	—	420								
В	291	—	299								
С	8	_	12								
C'	720	—	730								
D	89	_	99								
E	_	25	_								
F	4	_	10								
G	25		35								
Н	4	_	12								
α	0°		8°								



## 100-pin QFP (14×20) Outline Dimensions



Cumhal	Dimensions in mm										
Symbol	Min.	Nom.	Max.								
A	18.50		19.20								
В	13.90		14.10								
С	24.50		25.20								
D	19.90		20.10								
E	_	0.65	_								
F	_	0.30	_								
G	2.50		3.10								
Н	_		3.40								
I		0.10	—								
J	1	—	1.40								
К	0.10		0.20								
α	0°		<b>7</b> °								



#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

#### Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc. 7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

#### Holtek Semiconductor (Hong Kong) Ltd.

Block A, 3/F, Tin On Industrial Building, 777-779 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holmate Semiconductor, Inc. 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2003 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.