TOSHIBA MOS MEMORY PRODUCTS

14E D

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

DESCRIPTION

The TC511001AP/AJ/AZ is the new generation dynamic RAM organized 1,048,576 words by 1 bit. The TC511001AP/AJ/AZ utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC511001AP/AJ/AZ to be packaged in a standard 18 pin plastic DIP, 26/20 pin plastic SOJ and 20/19 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL. The special feature of TC511001AP/AJ/AZ is nibble mode, allowing the user to serially access 4 bits of data at a high data rate.

FEATURES

- · 1,048,576 word by 1 bit organization
- · Fast access time and cycle time

		TC511001A	2/13/12-7	O∕-8O∕-10
CRAC	RAS Access Time	70ns	80ns	100ns
tAA	Column Address Access Time	35ns	40ns	50ns
CAC	CAS Access Time	20ns	20ns	25ns
tRC	Cycle Time	130ns	150ns	180ns
tNCAC	Nibble Mode Access Time	20ns	20ns	20ns
^t NC	Nibble Mode Cycle Time	40ns	40ns	40ns

 Single power supply of 5V±10% with a built-in VBB generator

PIN CONNECTION (TOP VIEW)

Plasti DIN 01 WFITE 02 FAS 03 TF 04 AD 05 AL 06 A2 07 A3 08 VCC 09	C DIP 18) Vss 17) DOIT 16) CAS 15) A9 14) A8 13) A7 12) A6 11) A5 10) A4	Plastic DIN(1) WEITE 12 FAS(13 TF(14 N.C. 05 A0(19 A1(10) A2(11) A3(1)2 Vcc(1)3	SOJ 26] VSS 25] DUT 24] C.S 25] N. C. 22] A9 18] A8 17] A7 16] A5 15] A5 14] A4

Plasti	c 2	IP
A9 []	[2]	CAS
DIN 5	[4] [6]	VSS VALIE
к.с. 🦭	8	TP
의	器	AI A3
Vcc[i5] A5[i7]	16	H
A7 19	20	as As

PIN NAMES


	Address Inputs
CAS	Column Address Strobe
	Data In
DOUT	Data Out
RAS	Row Address Strobe
WRITE	Read/Write Input
V CC	Power (+5V)
VSS	Ground
TF	Test Function
N.C.	No Connection

· Low Power:

440mW MAX. Operating(TC511001AP/AJ/AZ-70) 385mW MAX. Operating(TC511001AP/AJ/AZ-80) 330mW MAX. Operating(TC511001AP/AJ/AZ-10) 5.5mW MAX. Standby

- Output unlatched at cycle end allows twodimensional chip selection
- Common I/O capability using "EARLY WRITE" operation
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, Nibble Mode and Test Mode capability
- · All inputs and output TTL compatible
- · 512 refresh cycles/8ms
 - Plastic DIP: TC511001AP Plastic SOJ: TC511001AJ Plastic ZIP: TC511001AZ

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	VIN	-1∿7	у	1
Test Mode Input Voltage	VIN(TF)	-1∿10.5	V	1
Output Voltage	VOUT	-1∿7	v	1
Power Supply Voltage	VCC	-1∿7	v	1
Operating Temperature	TOPR	0∿70	°C	1
Storage Temperature	TSTG	-55∿150	°C	1.
Soldering Temperature Time	TSOLDER	260 • 10	°C•sec	1
Power Dissipation	PD	600	mW	1
Short Circuit Output Current	LOUT	50	mΑ	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
VCC	Supply Voltage	4.5	5.0	5.5	V	2
VIH	Input High Voltage	2.4	-	6.5	V	2
VIL	Input Low Voltage	-1.0	_	0.8	L V	2
VIH(TF)	Test Enable Input High Voltage	Vcc+4.5	-	10.5	1,	2
VIL(TF)	Test Disable Input Low Voltage	-1.0	-	V:CC+1.0	V	2

DC ELECTRICAL CHARACTERISTICS (VCC=5±10% Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
	OPERATING CURRENT	TC511001AP/AJ/AZ-70		80		
I _{CC1}	Average Power Supply Operating Current	TC511001AP/AJ/AZ-80	-	70	mA	3,4
001	(RAS, CAS, Address Cycling: tRC=tRC MIN.)	TC511001AP/AJ/AZ-10	_	60		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current (RAS=CAS=VIH)	-	2	mΑ	3	
	RAS ONLY REFRESH CURRENT TO511001AF/AJ/AZ-70					
I _{CC3}	Average Power Supply Current, RAS Only Mode	TC 51 100 1 A P/AJ/AZ-SO	ī	70	mA.	3
	(RAS Cycling, CAS=VIH: tRC=tRC MIN.)	TC511001AP/AJ/AZ-10		60]	
	NIBBLE MODE CURRENT	TC511001AP/AJ/AZ-70	-	60		
ICC4	Average Power Supply Current, Nibble Mode	TC511001AP/AJ/AZ-80		50	mA	3,4
	(RAS=VIL, CAS Cycling: tNC=tNC MIN.) TC511001AP/AJ/AZ-10					
^I CC5	STANDBY CURRENT Power Supply Standby Current (RAS=CAS=VCC-0.2V)	_	1	mA		
	CAS BEFORE RAS REFRESH CURRENT	TC511001AF/AJ/AZ-70	-	80	mA	
ICC6	Average Power Supply Current, CAS Before	TC811001AF/AJ/AZ-80	_	70		3
	RAS Mode (RAS, CAS Cycling: tRC=tRC MIN.)	TC511001AP/AJ/AZ-10	_	60]	
I _{I(L)}	INPUT LEAKAGE CURRENT (any input except TF)					
^I ITF(L)	INPUT LEAKAGE CURRENT (only TF) (OVÉVIN(TF) ÉVCC+0.5V, All Other Pins Not Un	nder Test=OV)	-10	10	μA	
^I 0(L)	OUTPUT LEAKAGE CURRENT (DOUT is disabled, OV\(\text{VOUT}\(\xi\)+5.5V)				μА	
ITF	TEST FUNCTION INPUT CURRENT (VCC+4.5V≤VIN(TF)≤10.5V)				mA	
voH	OUTPUT LEVEL Output "H" Level Voltage (IOUT=-5mA)				V	
VOL	OUTPUT LEVEL Output "L" Level Voltage (IOUT=4.2mA)				v	

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80/ TC511001AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(V_{CC}=5V\pm10\%, Ta=0 \sim 70^{\circ}C)$ (Notes 5, 6, 7)

	·							-,	
SYMBOL	PARAMETER	TC5110 AJ/A	001AP/ Z-70		001AP/ AZ-80	TC511001AP/ AJ/AZ-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
^t RC	Random Read or Write Cycle Time	130	-	150	-	180		ns	
t KWC	Read-Write Cycle Time	155		175	-	210		ns	<u> </u>
^t NC	Nibble Mode Cycle Time	40	-	40	-	40	-	ns	
^t NRMW	Nibble Mode Read-Write Cycle Time	65	-	65	-	65	-	ns	
tRAC	Access Time from RAS	T -	70	-	80	-	100	ns	8,13
^t CAC	Access Time from CAS	T -	20	-	20	-	25	ns	8,13
t _{AA}	Access Time from Column Address	-	35	-	40	_	50	ns	8,14
tNCAC	Nibble Mode Access Time	T -	20	-	20	_	20	ns	8
t CLZ	CAS to Output in Low-Z	0	-	0	-	0		ns	8
toff	Output Buffer Turn-Off Delay	0	20	0	20	0	20	ns	9
tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t _{RP}	RAS Precharge Time	50	Ī -	60	_	70	_	ns	
tRAS	RAS Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t _{RSH} .	RAS Hold Time		-	20	-	-25	-	ns	
t CSH	CAS Hold Time		-	80	-	100	_	ns	_
t CAS	CAS Pulse Width	20	10,000	20	10,000	25	10,000	ns	
tRCD	RAS to CAS Delay Time	20	50	20	60	25	75	ns	13
t RAD	RAS to Column Address Delay Time	15	35	15	40	20	50	ns	14
^t CRP	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	
^t CPN	CAS Precharge Time	10	_	10	-	10	-	ns	
tASR	Row Address Set-Up Time	0	-	0	_	0	-	ກຮ	
^t RAH	Row Address Hold Time	10	-	10	-	15	-	ns	
t ASC	Column Address Set-Up Time	0	-	0	-	0	-	ns	
^C CAH	Column Address Hold Time	15	-	15	-	∙20	-	ns	
tAR	Column Address Hold Time referenced to RAS	55	-	60	-	75	-	ns	
tRAL	Column Address to RAS Lead Time	35	-	40	T -	50	Ī -	ns	
t RCS	Read Command Set-Up Time	0	-	0	-	0	-	ns	
^t RCH	Read Command Hold Time referenced to CAS	0	-	0	-	0	-	ns	10
t RRH	Read Command Hold Time referenced to RAS	0	-	0	_	0		ns	10
t l'.CH	Write Command Hold Time	15	-	15	<u> - </u>	20		ns	
twcr	Write Command Hold Time referenced to RAS	55	-	60	_	75	-	ns	

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER		001AP/ AZ-70		TC511001AP/ AJ/AZ-80		TC511001AP/ AJ/AZ-10		NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	07112	NOIE
tWP	Write Command Pulse Width	1,5	-	15	-	20	-	กร	
tRWL	Write Command to RAS Lead Time	20	-	20	_	25		ns	
CWL	Write Command to CAS Lead Time	20	-	20	-	25	_	ns	
t _{DS}	Data-In Set-Up Time	0	_	0		0	_	ns	11
t DH	Data-In Hold Time	15	-	15	~	20	-	ns	11
t DHR	Data-In Hold Time reference to RAS	55	-	60	-	75	_	ns	
CREF	Refresh Period	-	8	-	8	-	8	ms	
^t WCS	Write Command Set-Up Time	0	-	0	-	Q	_	ns	12
t CWD	CAS to WRITE Delay Time	20	_	20	_	25	_	ns	12
r RMD	RAS to WRITE Delay Time	70	-	80	-	100	-	ns	12
t AWD	Column Address to WRITE Delay Time	35	-	40	-	50	_	ns	12
CSR	CAS Set-Up Time (CAS before RAS)	10	-	10		10	_	ns	
^L CHR	CAS Hold Time (CAS before RAS)	30	_	30	-	30	-	ns	
^t RPC	RAS Precharge to CAS Active Time	0	-	0	_	0	-	ns	
^t CPT	CAS Precharge Time (CAS before RAS Counter Test)	40	_	40	-	50	-	ns	
^t NCAS	Nibble Mode Pulse Width	20	-	20	-	20	_	ns	
^t NCP	Nibble Mode CAS Precharge Time	10	-	10	-	10	-	ns	
^t nrsh	Nibble Mode RAS Hold Time	20	_ -	20	-	20	_	ns	•
t NCWD	L	20	-	20	- -	20	-	ns	
^t NRWL	Nibble Mode WRITE Command to RAS Lead Time	20	-	20	1	20	-	ns	
	Nibble Mode WRITE Command to CAS Lead Time	20	-	20	-	20	-	ns	
t _{TES}	Test Mode Enable Set-Up Time referenced to RAS	0	-	0	-	0	-	ns	
^t TEHR	Test Mode Enable Hold Time referenced to RAS	0	-	0	1	, 0	-	ns	
^t TEHC	Test Mode Enable Hold Time referenced to CAS	0	-	0	-	0	-	ns	

CAPACITANCE (VCC=5V±10%, f=1MHz, Ta=0~70°C)


SYMBOL	PARAMETER	MIN.	MAX.	UNIT
CIl	Input Capacitance (AOVA9, DIN)	-	5	pF
C _{I2}	Input Capacitance (RAS, CAS, WRITE, TF)	_	7	pF
Co	Output Capacitance (DOUT)	-	7	pF

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10


NOTES:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to VSS.
- 3. ICC1, ICC3, ICC4, ICC6 depend on cycle rate.
- 4. I_{CC1}, I_{CC4} depend on output loading. Specified values are obtained with the output open.
- 5. An initial pause of 200µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS Before RAS initialization cycles instead of 8 RAS cycles are required.
- 6. AC measurements assume t_T=5ns.
- 7. $V_{\text{IK}}(\text{min.})$ and $V_{\text{IL}}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
- 8. Measured with a load equivalent to 2 TTL loads and 100pF.
- tOFF(max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10. Either tRCH or tRRH must be satisfied for a read cycle.
- 11. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in read-write cycles.
- 12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥ twcs (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If $t_{RWD} \ge t_{RWD}(min.)$, $t_{CWD} \ge t_{CWD}(min.)$ and $t_{AWD} \ge t_{AWD}(min.)$, the cycle is a read-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 13. Operation within the $t_{RCD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met. $t_{RCD}(max.)$ is specified as a reference point only: If t_{RCD} is greater than the specified tRCD(max.) limit, then access time is controlled by tCAC.
- 14. Operation within the $t_{RAD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met. $t_{RAD}(max.)$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(max.)$ limit, then access time is controlled by t_{AA} .

TIMING WAVEFORMS




WRITE CYCLE (EARLY WRITE)




T-46-23-15

READ-WRITE CYCLE




NOTE: "TF" pin should be connected to $V_{\rm IL}({\rm TF})$ level or open, if "Test Mode" is not used.

NIBBLE MODE READ CYCLE




14E D

NIBBLE MODE WRITE CYCLE (EARLY WRITE)




T-46-23-15

NIBBLE MODE READ-WRITE CYCLE




NOTE: "TF" pin should be connected to $\mathbf{V}_{\mathbf{IL}}(\mathbf{TF})$ level or open.

RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH CYCLE




"TF" pin should be connected to V_{IL}(TF) level or open, if "Test Mode" is not used.

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE




NOTE: "TF" pin should be connected to VIL(TF) level or open, if "Test Mode" is not used.





HIDDEN REFRESH CYCLE (WRITE)



NOTE: "TF" pin should be connected to $V_{\rm IL}({\rm TF})$ level or open, if "Test Mode" is not used.

T-46-23-15

APPLICATION INFORMATION

ADDRESSING

The 20 address bits required to decode 1 of the 1,048,576 cell locations within the TC511001AP/AJ/AZ are multiplexed onto the 10 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe (\overline{RAS}), latches the 10 row address bits into the chip. The second clock, the Column Address Strobe (\overline{CAS}), subsequently latches the 10 column address bits into the chip. Each of these signals, \overline{RAS} , and \overline{CAS} , triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the $\overline{\text{CAS}}$ clock sequence are inhibited until the occurrence of a delayed signal derived from the $\overline{\text{RAS}}$ clock chain. This "gated $\overline{\text{CAS}}$ " feature allows the $\overline{\text{CAS}}$ clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of $\overline{\text{WRITE}}$ and $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ is active. The later of the signals ($\overline{\text{WRITE}}$ or $\overline{\text{CAS}}$) to make its negative transition is the strobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the $\overline{\text{WRITE}}$ input is brought low (active) prior to $\overline{\text{CAS}}$, the D_{IN} is strobed by $\overline{\text{CAS}}$ and the set-up and hold times are referenced to $\overline{\text{CAS}}$. If the input data is not available at $\overline{\text{CAS}}$ time or if it is desired that the cycle be a read-write cycle, the $\overline{\text{WRITE}}$ signal will be delayed until after $\overline{\text{CAS}}$ has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of $\overline{\text{WRITE}}$ rather than $\overline{\text{CAS}}$. (To illustrate this feature, D_{IN} is referenced to $\overline{\text{WRITE}}$ in the timing diagrams depicting the read-write and nibble mode write cycles while the "early write" cycle diagram shows D_{IN} referenced to $\overline{\text{CAS}}$).

Data is retrieved from the memory in a read cycle by maintaining $\overline{\text{WRITE}}$ in the inactive or high state throughout the portion of the memory cycle in which $\overline{\text{CAS}}$ is active (low). Data read from the selected cell will be avilable at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (DOUT) of the TC511001AP/AJ/AZ is the high impedance (open circuit) state. This is to say, anytime $\overline{\text{CAS}}$ is at a high level, the DOUT pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. DOUT will remain valid from access time until $\overline{\text{CAS}}$ is taken back to the inactive (high level) condition.

NIBBLE MODE

Nibble mode operation allows faster successive data operation on 4 bits. The first of 4 bits is accessed in the usual manner with read data coming out at t_{CAC} time. By keeping \overline{RAS} low, \overline{CAS} can be cycled up and then down, to read or write the next three pages at high data rate (faster than t_{CAC}). Row and column addresses need only be supplied for the first access of the cycles. From then on, the falling edge of \overline{CAS} will activate the next bit. After four bits have been accessed, the next bit will be the same as the first bit accessed (wrap-around method).

$$(0, 0)$$
 $(0, 1)$ $(1, 0)$ $(1, 1)$

Address A9 determines the starting point of the circular 4 bits nibble. Row A9 and column A9 provide the two binary bits needed to select one of four bits. From then on, successive bits come out in a binary fashion; $00 \rightarrow 01 \rightarrow 10 \rightarrow 11$ with A9 row being the least significant address.

A nibble cycle can be a read, write, or delayed write cycle. Any combinations of reads and writes or late writes will be allowed. In addition, the circular wraparound will continue for as long as $\overline{\text{RAS}}$ is kept low.

RAS ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 512 row address (A0 \sim A8) within each 8 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles.


TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

CAS BEFORE RAS REFRESH

CAS before RAS refreshing available on the TC511001AP/AJ/AZ offers an alternate refresh method. If $\overline{\text{CAS}}$ is held on low for the specified period (t_{CSR}) before $\overline{\text{RAS}}$ goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next \overline{CAS} before \overline{RAS} refresh operation.

HIDDEN REFRESH

An optional feature of the TC511001AP/AJ/AZ is that refresh cycles may be performed while maintaining valid data at the output pin. This referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at $V_{\mbox{IL}}$ and taking $\overline{\text{RAS}}$ high and after a specified precharge period (tRP), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data avilability.

T-46-23-15

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh operation of TC511001AP/AJ/AZ can be tested by $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of $8\ \overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles as initialization cycles. The test procedure is as follows.

- $\widehat{
 m (1)}$ Write "O" into all the memory cells at normal write mode,
- Select one certain column address and read "0" out and write "1" in each cell by performing CAS BEFORE RAS REFRESH COUNTER TEST (READ-WRITE CYCLE). Repeat this operation 512 times.
- (3) Check "1" out of 512 bits at normal read mode, which was written at (2).
- Using the same column as (2), read "1" out and write "0" in each cell performing CAS BEFORE RAS REFRESH COUNTER TEST.


 Repeat this operation 512 times.
- (5) Check "0" out of 512 bits at normal read mode, which was written at (4).
- (6) Perform the above (1) to (5) the complement data.

TEST MODE

The TC511001AP/AJ/AZ is the RAM organized 1,048,576 words by 1 bit, it is internally organized 262,144 words by 4 bits. In "Test Mode", data are written into a number of sectors (4 sectors) in parallel and retrieved the same way. If, upon reading, all bits are equal (all "H" or "L"), the data output pin indicates a same data as all bits. In this case, the data output pin indicates an expected data for good parts, the data output pin indicates a complementary data for bad parts. And also, if any of the bits differed, the data output pin would indicate a high impedance state for bad parts. Fig.1 shows the block diagram of TC511001AP/AJ/AZ including its truth table when "Test Mode" is used.

In test mode, 1MDRAM can be tested as if it were 256K DRAM by the following method.

Block Diagram in Test Mode



TF Pin=Super Voltage; Test Mode
TF Pin=V_{IL}(TF) level or Hi-Z; Normal


Truth Table in Test Mode Function

A	В	С	D	DOUT
0	0	0	0	0
1	1	1.	1	1
	Other	wise	Hi-Z	

Fig. 1

"Test Mode" function is performed on any of the timing cycles except Nibble mode when "TF" pin is held on "super voltage (V_{CC} +4.5V (V_{CC} =5V±10%), max. voltage=10.5V)" for the specified period (t_{TES} , t_{TEHR} and t_{TEHC} ; see Fig. 2). The address input of A9 is ignored in the "Test Mode".

On the other hand, normal operation requires the "TF" pin be connected to $V_{\rm IL}({\rm TF})$ level, or left unconnected on the printed wiring board. The "Test Mode" function reduces test times (1/4; in case of using N test pattern).





TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10


OUTLINE DRAWINGS

· Plastic DIP

Unit in mm







Note: Each lead pitch is 2.54mm.

All leads are located within 0.25mm of their true longitudinal position


with respect to No.1 and No.18 leads.


All dimensions are in millimeters.


TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

• Plastic SOJ

Unit in mm








Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

T-46-23-15

• Plastic ZIP





Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.