



July 2001
Revised February 2002

NC7SZ74

TinyLogic™ UHS D-Type Flip-Flop with Preset and Clear

General Description

The NC7SZ74 is a single D-type CMOS Flip-Flop with preset and clear from Fairchild's Ultra High Speed Series of TinyLogic™ in the space saving US8 package. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad V_{CC} operating range. The device is specified to operate over the 1.65V–5.5V V_{CC} range. The inputs and output are high impedance when V_{CC} is 0V. Inputs tolerate voltages up to 7V independent of V_{CC} operating voltage. The output tolerates voltages above V_{CC} in the 3-STATE condition.

The signal level applied to the D input is transferred to the Q output during the positive going transition of the CLK pulse.

Features

- Space saving US8 surface mount package
- Ultra High Speed; t_{PD} 2.6 ns Typ into 50 pF at 5V V_{CC}
- High Output Drive; ± 24 mA at 3V V_{CC}
- Broad V_{CC} Operating Range; 1.65V to 5.5V
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V – 3V translation
- Patented noise/EMI reduction circuitry implemented

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ74K8X	MAB08A	Z74	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel


TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

NC7SZ74 TinyLogic™ UHS D-Type Flip-Flop with Preset and Clear

Pin Descriptions

Pin Names	Description
D	Data Input
CK	Clock Pulse Input
<u>CLR</u>	Direct Clear Input
Q, <u>Q</u>	Flip-Flop Output
<u>PR</u>	Direct Preset Input

Logic Symbol




Connection Diagrams

Truth Table


Inputs				Outputs		Function
CLR	<u>PR</u>	D	CK	Q	<u>Q</u>	
L	H	X	X	L	H	Clear
H	L	X	X	H	L	Preset
L	L	X	X	H	H	—
H	H	L	↑	L	H	—
H	H	H	↑	H	L	—
H	H	X	↓	Q _n	Q̄ _n	No Change

H = HIGH Logic Level Z = High Impedance X = Immaterial
 L = LOW Logic Level Q_n = No change in data
 ↑ = Rising Edge ↓ = Falling edge



(Top View)

Pin One Orientation Diagram



AAA represents Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right. Pin One is the lower left pin (see diagram).

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Voltage (V_{IN})	-0.5V to +7.0V
DC Output Voltage (V_{OUT})	-0.5V to +7.0V
DC Input Diode Current (I_{IK})	
$V_{IN} < 0V$	-50 mA
DC Output Diode Current (I_{OK})	
$V_{OUT} < 0V$	-50 mA
DC Output (I_{OUT}) Source/Sink Current	± 50 mA
DC V_{CC}/GND Current (I_{CC}/I_{GND})	± 50 mA
Storage Temperature Range (T_{STG})	-65°C to +150°C
Junction Temperature under Bias (T_J)	150°C
Junction Lead Temperature (T_L)	
(Soldering, 10 seconds)	260°C
Power Dissipation (P_D) @ +85°C	180 mW

Recommended Operating Conditions(Note 2)

Power Supply	
Operating (V_{CC})	1.65V to 5.5V
Data Retention	1.5V to 5.5V
Input Voltage (V_{IN})	0V to 5.5V
Output Voltage (V_{OUT})	
Active State	0V to V_{CC}
3-STATE	0V to 5.5V
Input Rise and Fall Time (t_r, t_f)	
$V_{CC} = 1.8V, 2.5V \pm 0.2V$	0 to 20 ns/V
$V_{CC} = 3.3V \pm 0.3V$	0 to 10 ns/V
$V_{CC} = 5.5V \pm 0.5V$	0 to 5 ns/V
Operating Temperature (T_A)	-40°C to +85°C
Thermal Resistance (θ_{JA})	350° C/W

Note 1: Absolute Maximum Ratings: are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = +25^\circ C$		$T_A = -40^\circ C$ to $+85^\circ C$		Units	Conditions
			Min	Typ	Max	Min		
V_{IH}	HIGH Level Control Input Voltage	1.65 to 1.95	0.75 V_{CC}			0.75 V_{CC}	V	
		2.3 to 5.5	0.75 V_{CC}			0.7 V_{CC}		
V_{IL}	LOW Level Control Input Voltage	1.65 to 1.95		0.25 V_{CC}		0.25 V_{CC}	V	
		2.3 to 5.5		0.3 V_{CC}		0.3 V_{CC}		
V_{OH}	HIGH Level Control Output Voltage	1.65	1.55	1.65		1.55	V	$I_{OH} = -100 \mu A$
		2.3	2.2	2.3		2.2		
		3.0	2.9	3.0		2.9		
		4.5	4.4	4.5		4.4		
		1.65	1.29	1.52		1.29		
		2.3	1.9	2.15		1.9		
		3.0	2.4	2.8		2.4		
		3.0	2.3	2.68		2.3		
		4.5	3.8	4.2		3.8		
		1.65		0.1		0.1		
V_{OL}	LOW Level Control Output Voltage	2.3		0.1		0.1	V	$I_{OL} = 100 \mu A$
		3.0		0.1		0.1		
		4.5		0.1		0.1		
		1.65	0.08	0.24		0.24		
		2.3	0.10	0.3		0.3		
		3.0	0.15	0.4		0.4		
		3.0	0.22	0.55		0.55		
		4.5	0.22	0.55		0.55		
		1.65		0.1		0.1		
		2.3		0.1		0.1		
I_{IN}	Input Leakage Current	0 to 5.5		± 0.1		± 1.0	μA	$0 \leq V_{IN} \leq 5.5V$
I_{OFF}	Power Off Leakage Current	0.0		1.0		10	μA	V_{IN} or $V_{OUT} = 5.5V$
I_{CC}	Quiescent Supply Current	1.65 to 5.5		1.0		10.0	μA	$V_{IN} = 5.5V, GND$

NC7SZ74

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	T _A = +25°C			T _A = -40°C to +85°C			Units	Conditions	Figure Number
			Min	Typ	Max	Min	Max				
f _{MAX}	Maximum Clock Frequency	1.8 ± 0.15	75		75			MHz	C _L = 15 pF R _D = 1 MΩ S ₁ = Open	Figures 1, 5	
		2.5 ± 0.2	150		150						
		3.3 ± 0.3	200		200						
		5.0 ± 0.5	250		250						
		3.3 ± 0.3	175		175						
		5.0 ± 0.5	200		200						
t _{PLH} t _{PHL}	Propagation Delay CK to Q, \bar{Q}	1.8 ± 0.15	2.5	6.5	12.5	2.5	13.0	ns	C _L = 15 pF R _D = 1 MΩ S ₁ = Open	Figures 1, 3	
		2.5 ± 0.2	1.5	3.8	7.5	1.5	8.0				
		3.3 ± 0.3	1.0	2.8	6.5	1.0	7.0				
		5.0 ± 0.5	0.8	2.2	4.5	0.8	5.0				
		3.3 ± 0.3	1.0	3.4	7.0	1.0	7.5				
		5.0 ± 0.5	1.0	2.6	5.0	1.0	5.5				
t _{PLH} t _{PHL}	Propagation Delay CLR, PR, to Q, \bar{Q}	1.8 ± 0.15	2.5	6.5	14.0	2.5	14.5	ns	C _L = 15 pF R _D = 1 MΩ S ₁ = Open	Figures 1, 3	
		2.5 ± 0.2	1.5	3.8	9.0	1.5	9.5				
		3.3 ± 0.3	1.0	2.8	6.5	1.0	7.0				
		5.0 ± 0.5	0.8	2.2	5.0	0.8	5.5				
		3.3 ± 0.3	1.0	3.4	7.0	1.0	7.5				
		5.0 ± 0.5	1.0	2.6	5.0	1.0	5.5				
t _S	Setup Time, CK to D	1.8 ± 0.15	6.5		6.5			ns	C _L = 15 pF R _D = 1 MΩ S ₁ = Open	Figures 1, 4	
		2.5 ± 0.2	3.5		3.5						
		3.3 ± 0.3	2.0		2.0						
		5.0 ± 0.5	1.5		1.5						
		3.3 ± 0.3	2.0		2.0						
		5.0 ± 0.5	1.5		1.5						
t _H	Hold Time, CK to D	1.8 ± 0.15	0.5		0.5			ns	C _L = 15 pF R _D = 1 MΩ S ₁ = Open	Figures 1, 4	
		2.5 ± 0.2	0.5		0.5						
		3.3 ± 0.3	0.5		0.5						
		5.0 ± 0.5	0.5		0.5						
		3.3 ± 0.3	0.5		0.5						
		5.0 ± 0.5	0.5		0.5						
t _W	Pulse Width, CK, PR, CLR	1.8 ± 0.15	6.0		6.0			ns	C _L = 15 pF R _D = 1 MΩ S ₁ = Open	Figures 1, 5	
		2.5 ± 0.2	4.0		4.0						
		3.3 ± 0.3	3.0		3.0						
		5.0 ± 0.5	2.0		2.0						
		3.3 ± 0.3	3.0		3.0						
		5.0 ± 0.5	2.0		2.0						
t _{REC}	Recover Time CLR, PR to CK	1.8 ± 0.15	8.0		8.0			ns	C _L = 15 pF R _D = 1 MΩ S ₁ = Open	Figures 1, 4	
		2.5 ± 0.2	4.5		4.5						
		3.3 ± 0.3	3.0		3.0						
		5.0 ± 0.5	3.0		3.0						
		3.3 ± 0.3	3.0		3.0						
		5.0 ± 0.5	3.0		3.0						

Capacitance (Note 3)


Symbol	Parameter	Typ	Max	Units	Conditions
C _{IN}	Input Capacitance	3		pF	V _{CC} = 0V
C _{OUT}	Output Capacitance	4		pF	V _{CC} = 0V
C _{PD}	Power Dissipation Capacitance (Note 4)	10		pF	V _{CC} = 3.3V
		12			V _{CC} = 5.0V

Note 3: T_A = +25°C, f = 1MHz.

Note 4: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2) C_{PD} is related to I_{CCD} dynamic operating current by the expression:


$$I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CCstatic}).$$

AC Loading and Waveforms



C_L includes load and stray capacitance
Input PRR = 1.0 MHz; $t_w = 500$ ns

FIGURE 1. AC Test Circuit



CP Input = AC Waveform; $t_r = t_f = 2.5$ ns;
CP Input PRR = 10 MHz; Duty Cycle = 50%
D Input PRR = 5MHz; Duty Cycle = 50%

FIGURE 2. I_{CCD} Test Circuit




FIGURE 3. AC Waveforms




FIGURE 4. AC Waveforms





FIGURE 5. AC Waveforms

Tape and Reel Specification


TAPE FORMAT

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
K8X	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)





REEL DIMENSIONS inches (millimeters)




Tape Size	A	B	C	D	N	W1	W2	W3
8 mm	7.0 (177.8)	0.059 (1.50)	0.512 (13.00)	0.795 (20.20)	2.165 (55.00)	0.331 + 0.059/-0.000 (8.40 + 1.50/-0.00)	0.567 (14.40)	W1 + 0.078/-0.039 (W1 + 2.00/-1.00)

Physical Dimensions inches (millimeters) unless otherwise noted




LAND PATTERN RECOMMENDATION



NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-187
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.



DETAIL A

MAB08AREVC

**8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide
Package Number MAB08A**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com