

# 82C288

Bus Controller  
for iAPX 286 Processors

82C288

## DISTINCTIVE CHARACTERISTICS

- Provides commands and control for local and system bus
- Offers wide flexibility in system configurations
- Flexible command timing
- Optional Multibus\* compatible timing
- Control drivers with 16 mA  $I_{OL}$  and three-state command drivers with 32 mA  $I_{OL}$
- Single +5 V supply
- Low power CMOS operation:  
—  $I_{CCOP} = 24$  mA Maximum


## GENERAL DESCRIPTION

The 82C288 Bus Controller is a 20-pin CMOS component for use in iAPX 286 microsystems. The bus controller provides command and control outputs with flexible timing options. Separate command outputs are used for memory

and I/O devices. The data bus is controlled with separate data enable and direction control signals.

Two modes of operation are possible via a strapping option: Multibus-compatible bus cycles and high-speed bus cycles.


## BLOCK DIAGRAM



BD004001

\*Multibus is a registered trademark of Intel Corporation.


**CONNECTION DIAGRAM**  
**Top View**  
**DIPs**



CD005623

Note: Pin 1 is marked for orientation.

**LOGIC SYMBOL**




LS002690

GND = System Ground: 0 V  
 VCC = Supply Power: +5 V

**ORDERING INFORMATION****Commodity Products**

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Temperature Range**
- B. Package Type**
- C. Device Number**
- D. Speed Option**



Valid Combinations	
P, D	82C288-8
	82C288-10

**Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## PIN DESCRIPTION

**READY** Ready (Input, Active LOW)

READY is an active-LOW input that indicates the end of the current bus cycle. The 82284 drives READY LOW during RESET to force the 82C288 into the Idle state. Multibus mode requires at least one wait state to allow the command outputs to become active. Setup and hold times must be met for proper operation.

**CLK** System Clock (Input)

CLK provides the basic timing control for the 82C288. Its frequency is twice the processor's internal clock frequency. The falling edge of this input signal establishes when inputs are sampled and command and control outputs change.

**ST, S0** Bus Cycle Status (Input, Active LOW)

S0 and ST are active-LOW inputs that start a bus cycle and, along with M/IO, define the type of bus cycle. (See Table 1 for IAPX 286 bus cycle status definitions.) A bus cycle is started when either ST or S0 is sampled LOW at the falling edge of CLK. These inputs have internal pull-up resistors to hold them HIGH when not being driven. Setup and hold times must be met for proper operation.

**MCE** Master Cascade Enable (Output, Active HIGH)

MCE signals that a cascade address from a master 8259A Interrupt Controller may be placed onto the CPU address bus for latching by the address latches under ALE control. The CPU's address bus may then be used to broadcast the cascade address to slave interrupt controllers so only one of them will respond to the interrupt acknowledge cycle. This control output is active HIGH. MCE is only active during interrupt acknowledge cycles and is not affected by any control input. Using MCE to enable cascade address drivers requires latches which save the cascade address on the falling edge of ALE.

**ALE** Address Latch Enable (Output, Active HIGH)

ALE is an active-HIGH output that controls the address latches used to hold an address stable during a bus cycle. ALE is not issued for the halt bus cycle and is not affected by any control inputs.

**MB** Multibus Mode Select (Input, Active HIGH)

MB determines the timing of the command and control outputs. When HIGH, the bus controller operates with Multibus-compatible timings. When LOW, the bus controller optimizes the command and control output timing for short bus cycles. The function of the CEN/AEN input pin is selected by this pin. MB is intended to be a strapping option and not dynamically changed; it may be connected to VCC or GND.

**CMDLY** Command Delay (Input, Active HIGH)

CMDLY is an active-HIGH input that allows the delaying of a command start. If sampled HIGH, the command output is not activated and CMDLY is again sampled at the next CLK cycle. When sampled LOW, the selected command is enabled. If READY is detected LOW before the command output is activated, the 82C288 will terminate the bus cycle, even if no command was issued. Setup and hold times must be satisfied for proper operation. This input may be connected to GND if no delays are required before starting a command. This input has no effect on control outputs.

**MRDC** Memory Read Command (Output, Active LOW)

MRDC is an active-LOW control output that instructs the memory device to place data onto the data bus. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.

**MWTC** Memory Write Command (Output, Active LOW)

MWTC is an active LOW-command output that instructs a memory device to read the data on the data bus. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.

**GND** System Ground

System Ground: 0 V.

**IOWC** I/O Write Command (Output, Active LOW)

IOWC is an active-LOW command output that instructs an I/O device to read the data on the data bus. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.

**IORC** I/O Read Command (Output, Active LOW)

IORC is an active-LOW command output that instructs an I/O device to place data onto the data bus. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.

**INTA** Interrupt Acknowledge (Output, Active LOW)

INTA is an active-LOW control output that tells an interrupting device that its interrupt request is being acknowledged. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.

**CENL** Common Enable Latched (Input, Active HIGH)

CENL is a select signal which enables the bus controller to respond to the current bus cycle being initiated. CENL is an active-HIGH input latched internally at the end of each  $t_s$  cycle. CENL is used to select the appropriate bus controller for each bus cycle in a system where the CPU has more than one bus it can use. This input may be connected to VCC to select this 82C288 for all transfers. No control inputs affect CENL. Setup and hold times must be met for proper operation.

**CEN/AEN** Common Enable/Address Enable (Input, Active HIGH/Active LOW)

CEN/AEN controls the command and DEN outputs of the bus controller. This input may be asynchronous to CLK. Setup and hold times are given to assure a guaranteed response to synchronous inputs. This input may be connected to VCC or GND.

When MB is HIGH, this pin has the AEN function. AEN is an active-LOW input which indicates that the CPU has been granted use of a shared bus and the bus controller command outputs may exit three-state OFF and become inactive (HIGH). AEN HIGH indicates that the CPU does not have control of the shared bus and forces the command outputs into three-state OFF and DEN inactive (LOW). AEN would normally be controlled by an 82289 bus arbiter which activates AEN when that arbiter owns the bus to which the bus controller is attached.

When MB is LOW, this pin has the CEN function. CEN is an unlatched active-HIGH input which allows the bus controller to activate its command and DEN outputs. With MB LOW, CEN LOW forces the command and DEN outputs inactive but does not tristate them.

**DEN** Data Enable (Output, Active HIGH)

DEN determines when data transceivers connected to the local data bus should be enabled. DEN is an active-HIGH control. DEN is delayed for write cycles in the Multibus mode.

**DT/ $\bar{R}$  Data Transmit/Receive (Output, Active HIGH/Active LOW)**

DT/ $\bar{R}$  establishes the direction of data flow to or from the local data bus. When HIGH, this control output indicates that a write bus cycle is being performed. A LOW indicates a read bus cycle. DEN is always inactive when DT/ $\bar{R}$  changes states. This output is HIGH when no bus cycle is active. DT/ $\bar{R}$  is not affected by any of the control inputs.

**M/ $\bar{I}\bar{O}$  Memory or I/O Select (Input, Active HIGH/Active LOW)**

M/ $\bar{I}\bar{O}$  determines whether the current bus cycle is in the memory space or I/O space. When LOW, the current bus cycle is in the I/O space. Setup and hold times must be met for proper operation.

**VCC Supply Power**  
Supply Power: +5 V.**TABLE 1. IAPX 286 BUS CYCLE STATUS DEFINITIONS**

M/ $\bar{I}\bar{O}$	$\bar{S}1$	$\bar{S}0$	Type of Bus Cycle
0	0	0	Interrupt acknowledge
0	0	1	I/O Read
0	1	0	I/O Write
0	1	1	None; idle
1	0	0	Halt or shutdown
1	0	1	Memory read
1	1	0	Memory write
1	1	1	None; idle

**FUNCTIONAL DESCRIPTION****Introduction**

The 82C288 Bus Controller is used in iAPX 286 systems to provide address latch control, data transceiver control, and standard level-type command outputs. The command outputs are timed and have sufficient drive capabilities for large TTL buses and meet all IEEE-796 requirements for Multibus. A special Multibus mode is provided to satisfy all address/data setup and hold time requirements. Command timing may be tailored to special needs via a CMDLY input to determine the start of a command, and  $\overline{READY}$  to determine the end of a command.

Connection to multiple buses are supported with a latched enable input (CENL). An address decoder can determine which, if any, bus controller should be enabled for the bus cycle. This input is latched to allow an address decoder to take full advantage of the pipelined timing on the iAPX 286 local bus.


Busess shared by several bus controllers are supported. An  $\overline{AEN}$  input prevents the bus controller from driving the shared bus command and data signals except when enabled by an external bus arbiter such as the 82289.

Separate DEN and DT/ $\bar{R}$  outputs control the data transceivers for all buses. Bus contention is eliminated by disabling DEN before changing DT/ $\bar{R}$ . The DEN timing allows sufficient time for tristate bus drivers to enter three-state OFF before enabling other drivers onto the same bus.

The term CPU refers to any iAPX 286 processor or support component which may become an iAPX 286 local bus master and thereby drive the 82C288 status inputs.

**Processor Cycle Definition**

Any CPU which drives the local bus uses an internal clock which is one-half the frequency of the system clock (CLK) (see Figure 1). Knowledge of the phase of the local bus master internal clock is required for proper operation of the iAPX 286 local bus. The local bus master informs the bus controller of its internal clock phase when it asserts the status signals. Status signals are always asserted beginning in Phase 1 of the local bus master's internal clock.

**Figure 1. CLK Relationship to the Processor Clock and Bus T-States****Bus State Definition**

The 82C288 bus controller has three bus states (see Figure 2): Idle (T<sub>I</sub>), Status (T<sub>S</sub>), and Command (T<sub>C</sub>). Each bus state is two CLK cycles long. Bus state phases correspond to the internal CPU processor clock phases.

The T<sub>I</sub> bus state occurs when no bus cycle is currently active on the iAPX 286 local bus. This state may be repeated indefinitely. When control of the local bus is being passed between masters, the bus remains in the T<sub>I</sub> state.




Figure 2. 82C288 Bus States

**Bus Cycle Definition**

The  $\overline{S1}$  and  $\overline{S0}$  inputs signal the start of a bus cycle. When either input becomes LOW, a bus cycle is started. The  $T_S$  bus state is defined to be the two CLK cycles during which either  $\overline{S1}$  or  $\overline{S0}$  are active (see Figure 3). These inputs are sampled by the 82C288 at every falling edge of CLK. When either  $\overline{S1}$  or  $\overline{S0}$  are sampled LOW, the next CLK cycle is considered the second phase of the internal CPU clock cycle.

The local bus enters the  $T_C$  bus state after the  $T_S$  state. The shortest bus cycle may have one  $T_S$  state and one  $T_C$  state. Longer bus cycles are formed by repeating  $T_C$  states. A repeated  $T_C$  bus state is called a wait state.

The  $\overline{READY}$  input determines whether the current  $T_C$  bus state is to be repeated. The  $\overline{READY}$  input has the same timing and effect for all bus cycles.  $\overline{READY}$  is sampled at the end of each  $T_C$  bus state to see if it is active. If sampled HIGH, the  $T_C$  bus state is repeated. This is called inserting a wait state. The control and command outputs do not change during wait states.

When  $\overline{READY}$  is sampled LOW, the current bus cycle is terminated. Note that the bus controller may enter the  $T_S$  bus state directly from  $T_C$  if the status lines are sampled active at the next falling edge of CLK.




Figure 3. Bus Cycle Definition

**TABLE 2. COMMAND AND CONTROL OUTPUTS FOR EACH TYPE OF BUS CYCLE**

Type of Bus Cycle	M/I $\overline{O}$	$\overline{S1}$	$\overline{S0}$	Command Activated	DT/ $\overline{R}$ State	ALE, DEN Issued?	MCE Issued?
Interrupt Acknowledge	0	0	0	$\overline{INTA}$	LOW	YES	YES
I/O Read	0	0	1	$\overline{IORC}$	LOW	YES	NO
I/O Write	0	1	0	$\overline{IOWC}$	HIGH	YES	NO
None; Idle	0	1	1	None	HIGH	NO	NO
Halt/Shutdown	1	0	0	None	HIGH	NO	NO
Memory Read	1	0	1	$\overline{MRDC}$	LOW	YES	NO
Memory Write	1	1	0	$\overline{MWTC}$	HIGH	YES	NO
None; Idle	1	1	1	None	HIGH	NO	NO

## Operating Modes

Two types of buses are supported by the 82C288-Multibus and non-Multibus. When the MB input is strapped HIGH, Multibus timing is used. In Multibus mode, the 82C288 delays command and data activation to meet IEEE-796 requirements on address to command active and write data to command active setup timing. Multibus mode requires at least one wait state in the bus cycle since the command outputs are delayed. The non-Multibus mode does not delay any outputs and does not require wait states. The MB input affects the timing of the command and DEN outputs.

## Command and Control Outputs

The type of bus cycle performed by the local bus master is encoded in the  $M/\bar{I/O}$ ,  $\bar{S}1$ , and  $\bar{S}0$  inputs. Different command and control outputs are activated depending on the type of bus cycle. Table 2 indicates the cycle decode done by the 82C288 and the effect on command,  $DT/\bar{R}$ , ALE, DEN, and MCE outputs.

Bus cycles come in three forms: read, write, and halt. Read bus cycles include memory read, I/O read, and interrupt acknowledge. The timing of the associated read command outputs ( $\bar{MRDC}$ ,  $\bar{IORC}$  and  $\bar{INTA}$ ), control outputs (ALE, DEN,  $DT/\bar{R}$ ) and control inputs (CEN/ $\bar{AEN}$ , CENL, CMDLY, MB, and  $\bar{READY}$ ) are identical for all read bus cycles. Read cycles differ only in which command output is activated. The MCE control output is only asserted during interrupt acknowledge cycles.

Write bus cycles activate different control and command outputs with different timing than read bus cycles. Memory write and I/O write are write bus cycles whose timing for command outputs ( $\bar{MWTC}$  and  $\bar{IOWC}$ ), control outputs (ALE, DEN,  $DT/\bar{R}$ ) and control inputs (CEN/ $\bar{AEN}$ , CENL, CMDLY, MB, and  $\bar{READY}$ ) are identical. They differ only in which command output is activated.

Halt bus cycles are different because no command or control output is activated. All control inputs are ignored until the next bus cycle is started via  $\bar{S}1$  and  $\bar{S}0$ .

Figures 4–8 show the basic command and control output timing for read and write bus cycles. Halt bus cycles are not shown since they activate no outputs. The basic idle-read-idle and idle-write-idle bus cycles are shown. The signal label CMD represents the appropriate command output for the bus cycle. For Figures 4–8, the CMDLY input is connected to GND and CENL to  $V_{CC}$ . The effects of CENL and CMDLY are described later in the section on control inputs.

Figures 4, 5 and 6 show non-Multibus cycles. MB is connected to GND while CEN is connected to  $V_{CC}$ . Figure 4 shows a read cycle with no wait states while Figure 5 shows a write cycle with one wait state. The  $\bar{READY}$  input is shown to illustrate how wait states are added.




Figure 4. Idle-Read-Idle Bus Cycles with MB = 0





Figure 5. Idle-Write-Idle Bus Cycles with MB = 0

Bus cycles can occur back-to-back with no  $T_1$  bus states between  $T_C$  and  $T_S$ . Back-to-back cycles do not affect the timing of the command and control outputs. Command and control outputs always reach the states shown for the same clock edge (within  $T_S$ ,  $T_C$ , or following bus state) of a bus cycle.


A special case in control timing occurs for back-to-back write cycles with  $MB = 0$ . In this case,  $DT/\bar{R}$  and  $DEN$  remain HIGH between the bus cycles (see Figure 6). The command and ALE output timing does not change.

Figures 7 and 8 show a Multibus cycle with  $MB = 1$ .  $\overline{AEN}$  and  $CMDLY$  are connected to GND. The effects of  $CMDLY$  and  $\overline{AEN}$  are described later in the section on control inputs. Figure 7 shows a read cycle with one wait state and Figure 8 shows a write cycle with two wait states. The second wait state of the write cycle is shown only for example purposes and is not required. The  $READY$  input is shown to illustrate how wait states are added.



WF008030


Figure 6. Write-Write Bus Cycles with  $MB = 0$



WF008040

Figure 7. Idle-Read-Idle Bus Cycles with  $MB = 1$





WF008050

Figure 8. Idle-Write-Idle Bus Cycles with MB = 1

The MB control input affects the timing of the command and DEN outputs. These outputs are automatically delayed in Multibus mode to satisfy three requirements:

- 1) 50 ns minimum setup time for valid address before any command output becomes active.
- 2) 50 ns minimum setup time for valid write data before any write command output becomes active.
- 3) 65 ns maximum time from when any read command becomes inactive until the slave's read data drivers reach three-state OFF.

Three signal transitions are delayed by MB = 1 as compared to MB = 0:


- 1) The HIGH-to-LOW transition of the read command outputs ( $\overline{\text{IORC}}$ ,  $\overline{\text{MRDC}}$ , and  $\overline{\text{INTA}}$ ) are delayed one CLK cycle.
- 2) The HIGH-to-LOW transition of the write command outputs ( $\overline{\text{IOWC}}$  and  $\overline{\text{MWTC}}$ ) are delayed two CLK cycles.
- 3) The LOW-to-HIGH transition of DEN for write cycles is delayed one CLK cycle.

Back-to-back bus cycles with MB = 1 do not change the timing of any of the command or control outputs. DEN always becomes inactive between bus cycles with MB = 1.

Except for a halt or shutdown bus cycle, ALE will be issued during the second half of  $T_S$  for any bus cycle. ALE becomes inactive at the end of the  $T_S$  to allow latching the address to keep it stable during the entire bus cycle. The address outputs may change during Phase 2 of any  $T_C$  bus state. ALE is not affected by any control input.

Figure 9 shows how MCE is timed during interrupt acknowledge ( $\overline{\text{INTA}}$ ) bus cycles. MCE is one CLK cycle longer than ALE to hold the cascade address from a master 8259A valid after the falling edge of ALE. With the exception of the MCE

control output, an  $\overline{\text{INTA}}$  bus cycle is identical in timing to a read bus cycle. MCE is not affected by any control input.



WF008060

Figure 9. MCE Operation for an  $\overline{\text{INTA}}$  Bus Cycle

### Control Inputs

The control inputs can alter the basic timing of command outputs, allow interfacing to multiple buses, and share a bus between different masters. For many iAPX 286 systems, each CPU will have more than one bus which may be used to perform a bus cycle. Normally, a CPU will only have one bus controller active for each bus cycle. Some buses may be shared by more than one CPU (i.e. Multibus) requiring only one of them use the bus at a time.

Systems with multiple and shared buses use two control input signals of the 82C288 Bus Controller, CENL and  $\overline{\text{AEN}}$  (see Figure 10). CENL enables the bus controller to control the current bus cycle. The  $\overline{\text{AEN}}$  input prevents a bus controller from driving its command outputs.  $\overline{\text{AEN}}$  HIGH means that another bus controller may be driving the shared bus.

In Figure 10, two buses are shown: a local bus and a Multibus. Only one bus is used for each CPU bus cycle. The CENL

inputs of the bus controllers select which bus controller is to perform the bus cycle. An address decoder determines which bus to use for each bus cycle. The 82C288 connected to the shared Multibus must be selected by CENL and be given access to the Multibus by AEN before it will begin a Multibus operation.

CENL must be sampled HIGH at the end of the  $T_S$  bus state (see Switching Waveforms) to enable the bus controller to activate its command and control outputs. If sampled LOW, the commands and DEN will not go active and  $DT/\bar{R}$  will remain HIGH. The bus controller will ignore the  $CMDLY$ , CEN, and  $\overline{READY}$  inputs until another bus cycle is started via  $\overline{S1}$  and  $\overline{S0}$ . Since an address decoder is commonly used to identify which bus is required for each bus cycle, CENL is latched to avoid the need for latching its input.

The CENL input can affect the DEN control output. When  $MB = 0$ , DEN normally becomes active during Phase 2 of  $T_S$  in write bus cycles. This transition occurs before CENL is sampled. If CENL is sampled LOW, the DEN output will be forced LOW during  $T_C$  as shown in the timing waveforms.


When  $MB = 1$ ,  $CEN/\overline{AEN}$  becomes  $\overline{AEN}$ .  $\overline{AEN}$  controls when the bus controller command outputs enter and exit three-state OFF.  $\overline{AEN}$  is intended to be driven by a bus arbiter, like the 82289, which assures only one bus controller is driving the shared bus at any time. When  $\overline{AEN}$  makes a LOW-to-HIGH transition, the command outputs immediately enter three-state OFF and DEN is forced inactive. An inactive DEN should force the local data transceivers connected to the shared data bus

into three-state OFF (see Figure 10). The LOW-to-HIGH transition of  $\overline{AEN}$  should only occur during  $T_1$  or  $T_S$  bus states.

The HIGH-to-LOW transition of  $\overline{AEN}$  signals that the bus controller may now drive the shared bus command signals. Since a bus cycle may be active or be in the process of starting,  $\overline{AEN}$  can become active during any T-state.  $\overline{AEN}$  LOW immediately allows DEN to go to the appropriate state. Three CLK edges later, the command outputs will go active (see Switching Waveforms). The Multibus requires this delay for the address and data to be valid on the bus before the commands become active.

When  $MB = 0$ ,  $CEN/\overline{AEN}$  becomes CEN. CEN is an asynchronous input which immediately affects the command and DEN outputs. When CEN makes a HIGH-to-LOW transition, the commands and DEN are immediately forced inactive. When CEN makes a LOW-to-HIGH transition, the commands and DEN outputs immediately go to the appropriate state (see Switching Waveforms).  $\overline{READY}$  must still become active to terminate a bus cycle if CEN remains LOW for a selected bus controller (CENL was latched HIGH).

Some memory or I/O systems may require more address or write data set-up time to command active than provided by the basic command output timing. To provide flexible command timing, the  $CMDLY$  input can delay the activation of command outputs. The  $CMDLY$  input must be sampled LOW to activate the command outputs.  $CMDLY$  does not affect the control outputs ALE, MCE, DEN, and  $DT/\bar{R}$ .



BD004012

Figure 10. System Use of  $\overline{\text{AEN}}$  and CENL

CMDLY is first sampled on the falling edge of the CLK ending  $T_S$ . If sampled HIGH, the command output is not activated, and CMDLY is again sampled on the next falling edge of CLK. Once sampled LOW, the proper command output becomes active immediately if MB = 0. If MB = 1, the proper command goes active no earlier than shown in Figures 7 and 8.

$\overline{\text{READY}}$  can terminate a bus cycle before CMDLY allows a command to be issued. In this case no commands are issued and the bus controller will deactivate DEN and DT/R in the same manner as if a command had been issued.

### Waveforms Discussion

The waveforms show the timing relationships of inputs and outputs and do not show all possible transitions of all signals in all modes. Instead, all signal timing relationships are shown via the general cases. Special cases are shown when needed. The waveforms provide some functional descriptions of the 82C288; however, most functional descriptions are provided in Figures 3 through 9.

To find the timing specification for a signal transition in a particular mode, first look for a special case in the waveforms. If no special case applies, then use a timing specification for the same or related function in another mode.

**ABSOLUTE MAXIMUM RATINGS**

Storage Temperature ..... -65 to +150°C  
 Voltage on Any Pin  
 with Respect to GND ..... -0.5 V to +7.0 V  
 Power Dissipation .....135 mW

Stresses above those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

**OPERATING RANGES**

Commercial (C) Devices  
 Ambient Temperature (T<sub>A</sub>) ..... 0 to +70°C  
 Supply Voltage (V<sub>CC</sub>) .....+4.75 to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

**DC CHARACTERISTICS** over operating ranges unless otherwise specified


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>IL</sub>	Input LOW Voltage		-.5	.8	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + .5	V
V <sub>ILC</sub>	CLK Input LOW Voltage		-.5	.6	V
V <sub>IHC</sub>	CLK Input HIGH Voltage		3.8	V <sub>CC</sub> + .5	V
V <sub>OL</sub>	Output LOW Voltage Command Outputs Control Outputs	I <sub>OL</sub> = 32 mA (Note 1) I <sub>OL</sub> = 16 mA (Note 2)		.45	V
				.45	V
V <sub>OH</sub>	Output HIGH Voltage Command Outputs Control Outputs	I <sub>OH</sub> = -5 mA (Note 1) I <sub>OH</sub> = -1 mA (Note 2)	2.4		V
			2.4		V
I <sub>F</sub>	Input Current (S <sub>0</sub> , S <sub>1</sub> and M/I <sub>O</sub> Inputs)	V <sub>I</sub> = .45 V		-0.5	mA
I <sub>IL</sub>	Input Leakage Current (All Other Inputs)	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		±10	µA
I <sub>LO</sub>	Output Leakage Current	.45 V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±10	µA
I <sub>CCOP</sub>	Operating Power Supply Current	V <sub>CC</sub> = 5.5 V, Outputs Open	8 MHz	22	mA
			10 MHz	24	

**CAPACITANCE** (T<sub>A</sub> = 25°C, V<sub>CC</sub> = GND = 0 V, V<sub>IN</sub> = +5 V or GND)

C <sub>CLK</sub>	CLK Input Capacitance	F <sub>C</sub> = 1 MHz		12	pF
C <sub>I</sub>	Input Capacitance	F <sub>C</sub> = 1 MHz		10	pF
C <sub>O</sub>	Output Capacitance	F <sub>C</sub> = 1 MHz		20	pF

Notes: 1. Command Outputs are INTA, IORC, IOWC, MRDC, MWRC.  
 2. Control Outputs are DT/R, DEN, ALE and MCE.

**SWITCHING TEST CIRCUIT**



**KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

**SWITCHING CHARACTERISTICS**


over operating ranges unless otherwise specified

Switching timings are referenced to 0.8 V and 2.0 V points of signals as illustrated in data sheet waveforms, unless otherwise noted.


No.	Parameter Description	Test Conditions	82C288-8 (8 MHz)		82C288-10 (10 MHz)		Units
			Min.	Max.	Min.	Max.	
1	CLK Period		62	250	50	250	ns
2	CLK HIGH Time	at 3.6 V	20	235	16	238	ns
3	CLK LOW Time	at 1.0 V	15	230	12	234	ns
4	CLK Rise Time	1.0V to 3.6 V		10		8	ns
5	CLK Fall Time	3.6 V to 1.0V		10		8	ns
6	M/ $\overline{IO}$ and Status Setup Time		22		18		ns
7	M/ $\overline{IO}$ and Status Hold Time		1		1		ns
8	CENL Setup Time		20		15		ns
9	CENL Hold Time		1		1		ns
10	READY Setup Time		38		26		ns
11	READY Hold Time		25		25		ns
12	CMDLY Setup Time		20		15		ns
13	CMDLY Hold Time		1		1		ns
14	$\overline{AEN}$ Setup Time	(Note 3)	20		15		ns
15	$\overline{AEN}$ Hold Time	(Note 3)	0		0		ns
16	ALE, MCE Active Delay from CLK	(Note 4)	3	20	3	16	ns
17	ALE, MCE Inactive Delay from CLK	(Note 4)		25		19	ns
18	DEN (Write) Inactive from CENL	(Note 4)		35		23	ns
19	DT/ $\overline{R}$ LOW from CLK	(Note 4)		25		23	ns
20	DEN (Read) Active from DT/ $\overline{R}$	(Note 4)	5	35	5	21	ns
21	DEN (Read) Inactive Delay from CLK	(Note 4)	3	35	3	21	ns
22	DT/ $\overline{R}$ HIGH from DEN Inactive	(Note 4)	5	35	5	20	ns
23	DEN (Write) Active Delay from CLK	(Note 4)		30		23	ns
24	DEN (Write) Inactive Delay from CLK	(Note 4)	3	30	3	19	ns
25	DEN Inactive from CEN	(Note 4)		30		25	ns
26	DEN Active from CEN	(Note 4)		30		24	ns
27	DT/ $\overline{R}$ HIGH from CLK (when CEN = LOW)	(Note 4)		35		25	ns
28	DEN Active from $\overline{AEN}$	(Note 4)		30		26	ns
29	$\overline{CMD}$ Active Delay from CLK	(Note 5)	3	25	3	21	ns
30	$\overline{CMD}$ Inactive Delay from CLK	(Note 5)	5	25	5	20	ns
31	$\overline{CMD}$ Inactive from CEN	(Note 5)		25		25	ns
32	$\overline{CMD}$ Active from CEN	(Note 5)		25		25	ns
33	$\overline{CMD}$ Inactive Enable from $\overline{AEN}$	(Note 5)		40		40	ns
34	$\overline{CMD}$ Float Delay from $\overline{AEN}$	(Note 6)		40		40	ns
35	MB Setup Time		20		20		ns
36	MB Hold Time		0		0		ns
37	Command Inactive Enable from MB $\overline{L}$	(Note 5)		40		40	ns
38	Command Float Time from MB $\overline{L}$	(Note 6)		40		40	ns
39	DEN Inactive from MB $\overline{L}$	(Note 4)		30		26	ns
40	DEN Inactive from MB $\overline{L}$	(Note 4)		30		30	ns

Notes: 3.  $\overline{AEN}$  is an asynchronous input. This specification is for testing purposes only, to assure recognition at a specific CLK edge.4. Control output load:  $C_L = 150$  pF.5. Command output load:  $C_L = 300$  pF.6. Float condition occurs when output current is less than  $I_{LO}$  in magnitude.

### SWITCHING WAVEFORMS




AC Drive and Measurement Points — CLK input




AC Setup, Hold, and Delay Time Measurement — General




SWITCHING WAVEFORMS (Cont'd.)



CLK Characteristics




Status, ALE, MCE Characteristics




CENL, CMDLY, DEN Characteristics with MB = 0 and CEN = 1 During Write Cycle

SWITCHING WAVEFORMS (Cont'd.)



WF008100

Read Cycle Characteristics with MB = 0 and CEN = 1




WF008110

Write Cycle Characteristics With MB = 0 AND CEN = 1




SWITCHING WAVEFORMS (Cont'd.)



WF008120

CEN Characteristics with MB = 0






WF008130

AEN Characteristics with MB = 1

Note 1:  $\overline{AEN}$  is an asynchronous input.  $\overline{AEN}$  setup and hold time is specified to guarantee the response shown in the waveforms.

SWITCHING WAVEFORMS (Cont'd.)



WF022470

MB Characteristics with  $\overline{AEN}/\overline{CEN} = \text{HIGH}$

- Notes: 1. MB is an asynchronous input. MB setup and hold times specified to guarantee the response shown in the waveforms.
- 2. If the setup time,  $t_{35}$ , is met two clock cycles will occur before  $\overline{CMD}$  becomes active after the falling edge of MB.