PLL MOTOR CONTROL FOR FDD


TC9203P/F are C2MOS LSI designed for controlling the motor of especially for Disk Spindle Drive (FDD). 8-bit D/A converter system has been employed for each of the speed control system (AFC) and the phase control system (APC) and realize a wide reduction of external parts and free adjustment motor control system.


- Crystal can be used up to 8MHz, and crystal reference dividing frequency selected from three position of 1/5, 1/6 and 1/12 correspond to 8,5 and 3.5 inch FDD.
- Lock range can be selected from two position of 1/20 and 1/27.
- External oscillator makes possible fine adjustment of speed.
- Lock detection output and reverse rotation signal output are provided.
- . Surface mount is available with TC9203F.


MAXIMUM RATINGS (Ta=25°C)

CHARACTERISTIC	SYMBOL	RAT1NG	UNIT
Supply Voltage	v_{DD}	-0.3~7.0	v
Input Voltage	VIN	-0.3~V _{DD} +0.3	ν
Power Dissipation	PD	300	mW
Operating Temperature	Topr	-30~75	°C
Storage Temperature	Tstg	-55~125	°c

PIN CONNECTIONS







BLOCK DIAGRAM

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, $V_{DD}=5V$, Ta=25°C)

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDI	TION		MIN.	TYP.	MAX.	UNIT	
Operating Supply Voltage		v _{DD}	-	. =		×	4.5	5.0	5.5	V	
Operating S Current	Supply		1 _{DD}	1	X'tal=8MHz CPIN=CPOUT		*	-	5.0	12.0	mA
Operating ${ m XT} \over { m CPIN}$		f XT	2			*	1.0	~	8.0	MHz	
		CPIN	f _{CP}	3	Square wave	<u> </u>	*	0.05	~	4.0	
Range		FGIN	$f_{ extbf{FG}}$	_	V _{IN} =0.5Vp-p Sin wave		*	-	~	10	kHz
Input Opera Voltage	nting	FGIN	V _{IN} FG	4	f _{FG} =10kHz Sine wave		*	0.5	~	v _{DD} -0.5	Vp-p
	Ladder Resistor		$R_{ m L}$	6				30	50	75	kΩ
	Max. Deviat	ion			V _{DD} =4.5~5.5	5V		-	± 2.5	±6.5	LSB
AFC, APC D/A	Resolution			-				-	V _{DD} /256	_	V
Converter								_	± 1	-	LSB
Pullup Resistor			RIN	-	N1,N2,20/2	7,R/S	×	10	30	50	kΩ
Input	"H" Le	vel	VIH	-	N1,N2,20/2	7,R/S		V _{DD} ×0.8	~	v_{DD}	V
Voltage	"L" Le	vel	VIL	1 -	CPIN		ж	0	~	$v_{DD} \times 0.2$	
Input Leak Current		I _{IH} /I _{IL}	_	CPIN		*	-	-	±1.0	μА	
Output Current	"H" Level		IOH	_	RV, LD	V _{OH} =4V		-0.5	-1.0	-	mA
	"L" Le	vel	IOL		CPOUT	V _{OL} =1V		0.5	1.0		
Amplifier Feedback XT Resistor FGIN		XT	Rf	5				100	200	500	kΩ
		FGIN						300	500	800	L.,

 $[\]mbox{*}$: Guaranted within the range of $\mbox{$V_{DD}$=4.5V$$\sim}5.5\mbox{V}$, $\mbox{$Ta$=$-40$$$\sim}85\mbox{$^{\circ}$C.}$


TC9203P/F —

FUNCTIONAL EXPLANTION OF EACH TERMINAL

PIN No.	SYMBOL	TERMINAL NAME	FUNCTIONAL & OPERATION EXPLANATION	REMARKS	
16	v_{DD}		Power supply voltage terminal and		
1	GND]	grunding terminal.		
2	XT	Crystal Oscillation	Crystal oscillator is connected.	with a built-in feedback	
3	ΧŢ	Terminal		resistor.	
4	N1		Switching of divided frequency from the crystal reference frequency divider into 1/5,1/6 and	with a built-in pull-up resistor.	
5	N2	Switching Terminal	1/12 is possible.		
6	FGIN	FG Pulse Input Terminal	Frequency generator input.	with a built-in amplifier.	
7	APC	APC Output Terminal	8 bit DAC output terminal for phase-voltage conversion.		
8	ĄFC	AFC Output Terminal	8 bit DAC output terminal for frequency-voltage conversion.		
9	RV	Reverse Signal Output Terminal	Terminal for motor reverse signal Output.		
10	20/27	Lock Range Switching Terminal	Terminal for switching lock range. H or NC=1/20, L=1/27.	with a built-in pull-up resistor	
11	R/S	RUN/STOP Input Terminal	Motor RUN/STOP signal input terminal. H or NC=STOP, L=RUN.	with a built-in pull-up resistor	
12	LD	Lock Detecting Terminal	This terminal becomes H when the motor speed is within the lock range and otherwise L.		
14	CPIN	Reference Frequency Input Terminal	Normally connected to CP _{OUT} . For external fine adjustment input from an external oscillator.		
15	CPOUT	Reference Frequency Output Terminal	Terminal for divided output from the crystal reference frequency divider. Normally connected CPIN.		
13	TEST	Test Terminal	Input terminal of internal test. Generally ground.		

OPERATION

- 1. Crystal oscillation terminals $(X_T, \overline{X_T})$
 - . The crystal oscillator is used by connecting as shown below.



. $C_{
m L}$ of 10~30pF is appropriate.

Crystal oscillation frequency is calculated by the following equation according to number of FG pulses of a motor to be used.

$$f_{X}=\frac{R}{60} \times FG' \times 128 \times (20 \text{ or } 27) \times N$$
 (Hz)
(Note) (20 or 27) : 20 at 20/27="H" or Open.

 $f_{\rm X}$: Crystal oscillation frequency, FG': number of FG pulse generated per revolution of motor, R: revolution of motor per minute,

N : Ratio of frequency division of the crystal reference frequency divider.

(Refer to Item 9.)

- . Maximum operating frequency is above 8MHz and crystals up to 8MHz can be used.
- 2. Reference frequency input/output terminals (CP $_{
 m IN}$, CP $_{
 m OUT}$)
 - . Divided output $\frac{f \, X}{N}$ from the crystal reference frequency divider is available at CPoUT, which is normally connected CPIN.
 - . When an external oscillator (CR oscillator, etc.) is connected to CPIN, motor speed can be finally adjusted.

- 3. FG pulse input terminal (FG $_{\rm IN}$)
 - . This is the input terminal of FG pulse that shows the motor speed. This FG pulse becomes comparision frequency.
 - . This terminal has built-in Amplifier and Schmitt circuit.

 FG pulses are applied through capacitor coupling and small amplitude is enough for proper operation.
- 4. Lock range switching terminal (20/27)
 - . This terminal is for switching rock range of motor, with a pull-up resistor and chattering preventive circuit.


(TRUTH TABLE)


20/27	DIVIDED FREQUENCY	LOCK RANGE
L	1/27	+3.4~-3.9% of reference cycle
H or NC	1/20	+4.6~-5.3% of reference cycle

- 5. APC, AFC output terminal (APC, AFC)
 - . AFC (speed control output) is a F-V converter for FG frequency, and is consisting of a 8 bit D/A converter.
 - . APC (phase control output) is a phase comparator (∅-V converter) that compares phase difference ∅ between 1/2 FG and reference frequency FS', and is also consisting of a 8 bit D/A converter.
 - . Both APC and AFC perform the following 3 operations according to FGIN frequency.
 - a. When FG $_{\rm IN}$ frequency is within the lock range: Both APC and AFC perform the normal operation for FG $_{\rm IN}.$
 - b. When $FG_{\rm IN}$ frequency is below the lock range (under speed): APC and AFC outputs are both fixed at "H" level.
 - c. When FG_{IN} frequency is above the lock range (over speed): APC and AFC outputs are both fixed at "L" level.
 - . When a motor is in STOP state (P/S=H or NC), both AFC and APC are fixed "L" level.


AFC Output change status for FGIN frequency

APC Output change status for phase difference ϕ .






- . AFC and APC timing chart within lock range.
 - a. AFC (SPEED CONTROL SYSTEM)



b. APC (PHASE CONTROL SYSTEM)



- 6. Lock detecting terminal (LD)
 - . This terminal is the lock detecting output and is placed at "H" level when $FG_{
 m IN}$ frequency is within the lock range and otherwise, placed at "L" level.
- 7. RUN/STOP input terminal (R/S)
 - . RUN/STOP signals of the motor are input to this terminal.
 - . This terminal has a pull-up resistor and a chattering proventive circuit.
 - . During RUN (R/S=L), AFC, APC and LD perform the above-mentioned operations for FGIN frequency, and during STOP (R/S=H or NC), AFC, APC and LD are all fixed at "L" level.
- 8. Reverse signal output terminal (RV)
 - . At the switching of lock range from 1/20 to 1/27 or the operating from RUN to STOP, reverse signal for braking the motor is output through this terminal.
 - . Change of RV output status

change of Kr ddepte start						
PREVIOUS STATUS	⇒ RV OUTPUT CHANGE TO "H" LEVEL	RV OUTPUT CHANGE TO "L" LEVEL				
During normal rotation	When the lock range is	When the motor speed is				
(during lock) at 1/20.	switched from 1/20 to	locked at 1/27, or when				
	1/27.	FGIN 1/8FS, or when the				
		lock range is switched				
		from 1/27 to 1/20.				
During normal rotation	When the operation is	When FGIN 1/8FS or when				
(during lock) at 1/20	switched from RUN to	the operation is switched				
or 1/27.	STOP.	from STOP to RUN.				

- . In other cases than above, RV output is not changed and fixed at "L" level.
- . Further, if FG frequency rises up to 1.5 times of normal rotation at 1/20 (2 times of normal rotation at 1/27), RV output is reset
- 9. Reference divided frequency switching terminal (N1, N2)
 - . Divided frequency 1/N of the crystal reference frequency divider can be switched to 1/5, 1/6 or 1/12 by number of FG pulses or a crystal used.

. This terminal has a built-in pull-up resistor.

(TRUTH TABLE)


Nl	N2	1/N
Н	Н	1/5
L	Н	1/6
Н	L	1/12

1/N: CRISTAL REFERENCE DIVIDED FREQUENCY

(Note) Don't use mode, N1=N2="L", because this mode is test mode.

CAUTION IN APPLICATION


APC and AFC terminals are for the 8-bit D/A converter outputs, which are directly output from the R-2R ladder type resistor network as shown in the following diagram. Impedance of these outputs becomes equal to the ladder resistor value RL. Terefore, input impedance at the receiving side of these terminals shall be designed accordingly.




. A filter for an externally mounted differential amplifier on an application circuit shall be selected to meet the response characteristic of a motor to be used.

CHARACTERISTIC TEST CIRCUIT


(1) Operating supply current IDD




(2) XT Operating frequency range $f_{MAX}(f_{XT})$




(3) CPIN Operating frequency range $f_{MAX}(f_{CP})$ (4) FGIN Input sensitivity $V_{\mbox{INFG}}$







(5) Amplifier feedback resistor




(6) D/A Converter ladder resistor $\overline{R_L}$



CHARACTERISTIC DATA



EXAMPLE APPLICATION CIRCUIT



Example of crystal oscillation frequency calculation.

When FG' (number of FG pulse) = 180 pulses and R (revolution of motor) = 200r.p.m., if the dividing frequency of reference divider and lock range is set at N=5 dividing frequency and 20/27=20, the crystal oscillation frequency f_X is as follows:

$$f_X = \frac{R}{60} \times FG' \times 128 \times 20 \times N = \frac{200}{60} \times 180 \times 128 \times 20 \times 5 = 7.680 \text{MHz}$$