OKI semiconductor

MSM6950B

ANALOG FRONT END LSI

GENERAL DESCRIPTION

The MSM6950B is an analog front-end LSI which is fabricated by OKI's low power consumption CMOS silicon gate technology for modem chip set based on Bell 212A. CCITT V. 22 and CCITT V. 22 bis standard. The MSM6950B consists of two BPFs, for low band and high band, an A/D converter with 8-bit parallel output, a D/A converter with 8-bit parallel input, an AGC circuit controlled by external digital signals, a guard tone generator (550 Hz/1800 Hz selectable) and some analogue signal control switches for various applications.

The MSM6950B communicates with a modulator and a demodulator via each 8 bits parallel digital line.

This chip does not contain a carrier detect function but it will be performed with a digital signal processor dedicated to implement a demodulator by using digital signals from the A/D converter.


This device provides an analog signal input, an analog signal output and some signal-loop control inputs, and requires a 3.6864 MHz clock input to generate the operating time-base.

FEATURES


- Conforms to bell 212A, 103 and CCITT V. 22 and V. 22 bis.
- 8-bit parallel output A/D converter and 8-bit parallel input D/A converter on chip.
- On-chip voltage reference.
- On-chip AGC circuit controlled by 8-bit external digital signal, over the received signal level range of 48 dB with 0.19 dB step.
- Dynamic range, 70 dB.
- Guard tone mixing function, 550 Hz or 1800 Hz.

- On-chip multi-purpose LPF for tone transmitting and call progress detection.
- Provides AC loop test function, a transmitting analog signal can be looped back as a receive analog signal within the chip.
- Supply voltage, ±5V.
- Low power dissipation, 115 mW.
- 3.6864 MHz external clock for operation.
- 42-pin plastic DIP MSM6950BRS 56-pin plastic FLAT

PIN CONFIGURATION (Top view)



BLOCK DIAGRAM



Pin Assignment

Pin Name RS GS JS In/Out TD1 1 51 2 Input Transmit signal digital data input to DA (LSB) TD2 2 52 3 Input Transmit signal digital data input to DA TD3 3 53 4 Input Transmit signal digital data input to DA TD4 4 54 5 Input Transmit signal digital data input to DA TD5 5 55 6 Input Transmit signal digital data input to DA TD6 6 3 7 Input Transmit signal digital data input to DA TD7 7 4 8 Input Transmit signal digital data input to DA TD8 8 5 9 Input Transmit signal digital data input to DA TD8 8 5 9 Input Transmit signal digital data input to DA TD8 TOB	
TD2 2 52 3 Input Transmit signal digital data input to DA TD3 3 53 4 Input Transmit signal digital data input to DA TD4 4 54 5 Input Transmit signal digital data input to DA TD5 5 55 6 Input Transmit signal digital data input to DA TD6 6 3 7 Input Transmit signal digital data input to DA TD7 7 4 8 Input Transmit signal digital data input to DA TD8 8 5 9 Input Transmit signal digital data input to DA TD8 TD8 8 5 9 Input Transmit signal digital data input to DA TD8 TD8 TD8 TD8 TD8 TD8 TD9 TO9 TO9 TO9 TO9 TO9 TO9 TO9 TO9 TO9 TO	
TD3 3 53 4 Input Transmit signal digital data input to DA TD4 4 54 5 Input Transmit signal digital data input to DA TD5 5 55 6 Input Transmit signal digital data input to DA TD6 6 3 7 Input Transmit signal digital data input to DA TD7 7 4 8 Input Transmit signal digital data input to DA TD8 8 5 9 Input Transmit signal digital data input to DA TD8 8 5 10 Input Transmit signal digital data input to DA (MSB) WRITE 9 6 10 Input TD writing control signal for DA	
TD4 4 54 5 Input Transmit signal digital data input to DA TD5 5 55 6 Input Transmit signal digital data input to DA TD6 6 3 7 Input Transmit signal digital data input to DA TD7 7 4 8 Input Transmit signal digital data input to DA TD8 8 5 9 Input Transmit signal digital data input to DA TD8 8 5 10 Input Transmit signal digital data input to DA (MSB) WRITE 9 6 10 Input TD writing control signal for DA	
TD5 5 55 6 Input Transmit signal digital data input to DA TD6 6 3 7 Input Transmit signal digital data input to DA TD7 7 4 8 Input Transmit signal digital data input to DA TD8 8 5 9 Input Transmit signal digital data input to DA (MSB) WRITE 9 6 10 Input TD writing control signal for DA	
TD6 6 3 7 Input Transmit signal digital data input to DA TD7 7 4 8 Input Transmit signal digital data input to DA TD8 8 5 9 Input Transmit signal digital data input to DA (MSB) WRITE 9 6 10 Input TD writing control signal for DA	
TD7 7 4 8 Input Transmit signal digital data input to DA TD8 8 5 9 Input Transmit signal digital data input to DA (MSB) WRITE 9 6 10 Input TD writing control signal for DA	
TD8 8 5 9 Input Transmit signal digital data input to DA (MSB) WRITE 9 6 10 Input TD writing control signal for DA	
WRITE 9 6 10 Input TD writing control signal for DA	
MCK 10 7 11 Input Master clock input 3 6864 MHz	
10 7 11 input master crock input 0.0004 init	
START 11 8 12 Input Control signal for starting of AD conversion	
READ 12 9 13 Input RD reading control signal for AD	
RD1 13 10 14 In/Out Receive signal digital data output from AD (LSB))
RD2 14 11 15 In/Out Receive signal digital data output from AD	
RD3 15 12 16 In/Out Receive signal digital data output from AD	111
RD4 16 13 17 In/Out Receive signal digital data output from AD	,
RD5 17 16 18 In/Out Receive signal digital data output from AD	
RD6 18 17 19 In/Out Receive signal digital data output from AD	
RD7 19 18 20 In/Out Receive signal digital data output from AD	
RD8 20 19 21 In/Out Receive signal sigital data output from AD (MSB))
VDD2 21 20 22 Positive power supply (+5 V)	
DG 22 22, 23 23, 24 Digital ground (0 V)	
AG 23 24 25 Analog ground (0 V)	
AGCC 24 25 26 External capacitor terminal for AGC	
VR1 25 26 27 Input External resistor terminal for reference voltage	
VR2 26 29 28 Output External resistor terminal for reference voltage	
AIN 27 30 29 Input Receive analog signal input	
DT 28 31 30 Input Dial tone detecting loop	
PT 29 32 31 Input DTMF signal transmitting loop	
AOUT 30 33 32 Output Transmit analog signal output	
LT 31 35 33 Input AC loop test	
FT 32 36 34 Input XIN enable (Filter test or External input)	
GT 33 37 35 Input Guard tone select (1800/550 Hz)	
XIN 34 38 36 Input External transmit analog signal input	
SP 35 39 37 Input DA output PAM width select	
MODE 36 40 38 Input Originate/Answer mode select	
RFO 37 41 39 Output Receive filter output	
AGCI 38 44 40 Input AGC circuit input	
GR2 39 45 41 Output External resistor terminal for Guard tone level	
GR1 40 47 42 Input External resistor terminal for Guard tone level	
VSS 41 48 43 Negative power supply (-5 V)	
VDD1 42 21,49 44 Positive power supply (+5 V)	

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit	
Supply voltage	VDD		-0.3 ~ +7	·-	
Suppry vortage	VSS	Ta = 25°C	+0.3 ~ -7		
Analog input voltage	VIA	with respect to AG or DG		V	
Digital input voltage	VID		-0.3 ~ VDD + 0.3		
Operating temperature	TOP		-40 ~ + 85	0 -	
Storage temperature	T _{STG}		-55 ~ +150	°C	

2. Recommended Operating Conditions

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	V _{DD}		4.75	5.00	5.25	
Power Supply Voltage	V _{SS}	With Respect to AG or DG	-5.25	-5.00	-4.75	V
	AG, DG	_	_	0	_	
Operating temperature	ТОР	_	0	_	70	°C
R _o	_		_	51	_	ΚΩ
R ₁	-	Transformer	_	600	_	
R ₂	-	Impedance (Hybrid) $ \left[\frac{600 \ \Omega}{600 \ \Omega} \right] : 600 \ \Omega $	-	600	_	Ω
R ₃	-	$\left[\frac{600 \Omega}{1000000000000000000000000000000000000$	_	300		
R ₄	_	,	-	51	_	
R _s	-		_	51	_	
R ₆	-		-	51	_	
R ₇	_		-	51	_	
R _B	_	_	10	33		ΚΩ
R,	_		-	36		
R ₁₀	-		-	100	_	
R ₁₁	_		-	51	_	
R ₁₂	_		_	51	_	
Co	_	- 17- L-18-V-19-19-1-	_	0.1	-	
C,	-	•	_	2.2	_	
C ₂	-		_	1	_	
C ₃	_		_	0.1	_	_
C.	_	_	_	1	-	μF
C ₅ , C ₇ , C ₉	_		_	10	-	
C ₆ , C ₈	_		_	1	_	
R ₁₃ ~ R ₂₀	_	_	_	20	-	ΚΩ
Reference Voltage	VR	Adjusted by External Resistors	_	+2.50		V
Master Clock Frequency	FMCK	_	3.6860	3.6864	3.6867	MHz
MCK Duty Cycle	РМСК	50% to 50%	30	50	70	%
Digital Input Rise Time	TR	$T_{D_1} \sim T_{D_8}$, WRITE,	0		50	nS
Digital Input Fall Time	TF	START, READ, R _{D1} ~R _{D8} , See Figure 1	0	_	50	n S

◆ MODEM · MSM6950B ◆

Parameter	Symbol	Condition	Min	Тур	Max	Unit
WRITE Period *1	TPW		115	1/ 0.0072	143	μS
WRITE Width	Tww		0.55	_	100	μS
START Period	TPS		98.2	1/ 0.0072	143	μS
START Width	Tws	See Figure 2, 3	,1,1	_	79	μS
READ Width	TWR		3.2	_	*	μS
START → READ Timing	T _{SR}		80	_	*	μS
READ → START Timing	TRS		15	_	*	μS
Allowable XIN Input DC Offset Voltage	Vosxin	_	-100	-	+100	mV
Allowable AIN Input DC Offset Voltage	VOSAIN	_	-100	-	+100	mV

^{*} TWR MAX = TPS - TSR - TRS TSR MAX = TPS - TWR - TRS TRS MAX = TPS - TWR - TSR

3. Power Dissipation

(V_{DD} = +5 V ±5%, V_{SS} = -5 V ±5%, V_R = +2.5 V, T_a = 0 \sim 70°C)

		- 00			a	
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Positive Power Supply Current	IDD	_	_	12	20	mA
Negative Power Supply Current	¹ss	_	-	11	20	mA

Note: $I_{DD} = I_{DD_1} (V_{DD_1} pin) + I_{DD_2} (V_{DD_2} pin)$.

4. Digital Interface

 $(V_{DD} = +5 \text{ V } \pm 5\%, V_{SS} = -5 \text{ V } \pm 5\%, T_a = 0 \sim 70^{\circ}\text{ C})$

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Low Voltage	VIL	-	_	_	0.6	V
Input High Voltage	VIH		2.2	-	_	V
Output Low Voltage	VOL	I _{OL} = 0.36 mA	-	-	0.4	V
Output High Voltage	Voн	i _{OH} = 20 μA	2.4	_	_	V
Input Low Current	HL	DG S VIN S VIL	-10	_	10	μА
Input High Current	ЧН	$v_{IH} \le v_{IN} \le v_{DD}$	-10	-	10	μΑ
DA Data Set-up Time	T _{SD}	See Figure 3	0		_	μS
DA Data Hold Time	T _{HD}	See Figure 3	1.1	_	_	μS
AGC Data Set-up Time	TSA	Con Figure 2	0	_	_	μS
AGC Data Hold Time	THA	See Figure 2	2.2	-	-	μS
AD Data	T _D ;	Pull-up Resistor = 20 KΩ	0.4	-	3	μS
Output Delay Time	T _{D2}	See Figure 2	0.5	-	3	μS

5. ANALOG INTERFACE

 $(VDD = +5V \pm 5\%, -5V \pm 5\%, Ta = 0 \sim 70$ °C)

Reference Voltage (VR2)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Reference Voltage	VR	R8 = Opened	1.03	1.16	1.30	٧

Transmit Modem Signal Characteristics (XIN, AOUT)

P	arameter	Symbol	Conc	dition	Min	Тур	Max	Unit
Input Resi	stance	RXIN	XIN f _{XIN}	≦ 5KHz	500	, ,		ΚΩ
Input Volt	tage	VXIN	XIN				5	V _{PP}
Output Vo	oltage	VAOUT	RAOUT ≥ 2 CAOUT ≤ 1	•	5			V _{PP}
Load Resis	stance	RAOUT			20			ΚΩ
Load Capa	citance	CAOUT					100	PF
DC Offset	Voltage	VOST	AOUT, XIN	= 0V	- 500	0	+ 500	mV
*1	Bell 212A/ V.22/V.22bis	GT1	Originate	1200Hz, 0dBm	+ 0.5	+ 2.0	+ 3.5	dB
Absolute Voltage Gain		GT2	Answer	2400Hz, 0dBm	+ 0.5	+ 2.0	+ 3.5	dB
	Tone Transmit	GT3	GT = 1, 102	0Hz, 0dBm	+ 0.5	+ 2.0	+ 3.5	dВ
Gain Track	king	TGT1	GT1 – GT2		- 1.0	0	+ 1.0	dВ
		NIDLT1	Originate	0.3~ 3.4KHz		~ 60/ ~ 55	- 55/ - 50	dBm
*2 Idle	Bell 212A/ V.22/V.22bis	NIDLT2	Answer			- 56/ - 50	- 50/ - 45	dBm
Channel Noise		NIDLT3	Originate	1.8~ 3KHz		- 76/ - 74	- 65/ - 65	dBm
		NIDLT4	Answer	0.6~ 1.8KHz		- 73/ - 71	- 65/ - 65	dBm
•	Tone Transmit	NIDLT5	GT = 1	0.3~ 3.4KHz		- 71/ - 70	- 60/ - 60	dBm

Pa	arameter	Symbol	Condition		Min	Тур	Max	Unit
Clock Nois	e	NCLKT	All modes,	All modes, at 57.6KHz – 50		dBm		
Total Harmonic Distor- tion	Bell 212A/	THDT1	Originate	1200Hz, 0dBm		- 55	- 50	dB
	V.22/V.22bis THDT2	Answer	2400Hz, 0dBm		- 48	- 43	dB	
	Tone Transmit	THDT3	GT = 1, 1020Hz, 0dBm			- 60	- 55	dB

^{*1} GT = 20 log (VAOUT/VXIN)

Note) 0dBm = 0.775Vrms

Guard Tone (AOUT)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Tone Frequency	FGT1	GT = 0	530	553.8	570	Hz
	FGT2	GT = 1	1780	1800	1820	Hz
Tone Amplitude	VGT1	GT = 0, R11 = Opened	- 13.5	- 15.0	- 16.5	dBm
	VGT2	GT = 1, R11 = Opened	- 13.0	- 14.5	- 16.0	dBm
Total Harmonic Distortion (2nd and 3rd) *	THDGT1	GT = 0, VGT1 = - 4dBm		- 63	- 57	dB
	THDGT2	GT = 1, VGT2 = - 4dBm		- 51	- 45	dВ

^{*} Harmonics above 3rd harmonic are negligible.

^{*2} Idle Channel Noise is defined with no weighted filter.

Receive Modem Signal Characteristics (AIN, RFO)

F	arameter	Symbol	Cond	lition	Min	Тур	Max	Unit
Input Resi	stance	RAIN	AIN f _{XIN}	≦ 5KHz	500			ΚΩ
Input Vol	tage Swing	VAIN	AIN			<u> </u>	5	V _{PP}
Output Vo	oltage	VRFO	RRFO≥ 201 CRFO≤ 100		5			V _{PP}
Load Resis	stance	RRFO	RFO		20			ΚΩ
Load Capa	acitance	CRFO	RFO				100	PF
DC Offset	Voltage	VOSR	RFO		- 500	0	+ 500	mV
*1	Bell 212A/	GR1	Answer	1200Hz, 3dBm	- 1.5	0	+ 1.5	dB
Absolute Voltage Gain	V.22/V.22bis	GR2	Originate	2400Hz, 3dBm	- 1.5	0	+ 1.5	dB
	Tone Receive	GR3	GT = 0, 300	GT = 0, 300Hz, 3dBm		0	+ 1.5	dB
Gain Track	ing	TGR GR1-GR2			- 1.0	0	+ 1.0	dB
*2 Idle	Bell 212A/	NIDLR1	Answer			- 63/ - 60	- 57/ - 55	dBm
Channel Noise	V.22/V.22bis	NIDLR2	Originate	0.3~ 3.4KHz		- 63/ - 60	- 57/ - 55	dBm
	Tone Receive	NIDLR3	GT = 0			- 75/ - 73	- 60/ - 60	dBm
		NCLKR1	All modes,	at 57.6KHz			- 45	dBm
Clock Nois	e 	NCLKR2	GT = 0, at N	× 14.4KHz			- 35	dBm
		THDR1	Answer	1200Hz, + 3dBm		- 47	- 43	dB
Total Harmonic	Bell 212A/ V.22/V.22bis	THDR2	Originate	2400Hz, + 3dBm		- 41	- 37	dB
Distor- tion		THDR3	Originate	1200Hz, 0dBm		- 58	- 53	dB
	Tone Receive	THDR4	GT = 0, 300F + 3dBm	łz,		- 53	- 49	dB

^{*1} GR = 20 log (VRFO/VAIN)

① / ② ①;WRITE = 7.2KHz, ②; WRITE = 8.4KHz

^{*2} Idle Channel Noise is defined with no weighted filter.

6. Filter Transfer Characteristics

$(V_{DD} = +5 V \pm 5\%,$	V _{SS} = -5 V ±5%	, V _R = +2.5 V, T	$_{\rm a}$ = 0 \sim 70°C)
---------------------------	----------------------------	------------------------------	-----------------------------

	G _{FL1}	508 Hz	_	-44	-40	dB
	G _{FL2}	555 Hz	_	-60	-45	dB
	G _{FL3}	898 Hz	-1.5	_	+1.5	dB
	G _{FL₄}	1,008 Hz	Ref	erred Ga	in O	dB
Relative Voltage Gain to GFL₄	G _{FL} s	1,148 Hz	-1.5	_	+1.5	dB
Juli 13 Jr L4	G _{FL6}	1,352 Hz	-1.5	_	+1.5	dB
	G _{FL} 7	1,508 Hz	-2	-	+1	dB
	G _{FL} 8	1,805 Hz	_	-65	-45	dB
	G _{FL} ,	2400 Hz	_	-55	-50	dB
Group Delay Distortion	GDL	900 ~ 1,500 Hz	_	_	100	μS

+ MODEM · MSM6950B +----

High-band BPF

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	G _{FH1}	1,195 Hz	_	-55	-50	d₿
	G _{FH₂}	1,641 Hz	_	-55	-50	dB
	GFH₃	2,055 Hz	-1.5		+1.5	dB
	G _{FH₄}	2,195 Hz	Ref	dB		
Relative Voltage Gain to GFH ₄	GFH₅	2,398 Hz	-1.5	_	+1.5	dB
	G _{FH6}	2,602 Hz	-1.5	_	+1.5	dB
	G _{FH7}	2,742 Hz	-0.5	-	+2.5	₫B
	G _{FH}	3,211 Hz		-43	-38	dB
	G _{FH} ,	3,398 Hz	_	-35	-29	dB
Group Delay Distortion	GDH	2,100 ~ 2,700 Hz		_	200	μS

Multi-purpose LPF

Parameter	Symbol	Cond	ition	Min	Тур	Max	Unit
	G _{FLF}	211 Hz		-1	0	+1	dB
Relative Voltage Gain to GFLF ₂	G _{FLF₂}	305 Hz	1	Ref	Referred Gain 0		
	G _{FLF₃}	727 Hz	GT = 0	-4	-3	-2	dB
	G _{FLF₄}	1,508 Hz		_	_	-30	dB
	G _{FHF1}	211 Hz	,	-1	0	+1	dB
Relative Voltage	G _{FHF₂}	305 Hz		Ref	Referred Gain 0		dB
Gain to G _{FH} F₂	G _{FHF₃}	2,906 Hz	GT = 1	-4 -3 -2		dB	
	G _{FHF₄}	3,898 Hz	1	_	_	-10	dB

7. AGC Circuit and DA, AD Converters

	(V _{DD} =	+5 V ±5%, V _{SS} = -5 V ±	5%, V _R =	+2.5 V,	$T_a = 0$	∨ 70°C)
Parameter	Symbol	Condition	Min	Тур	Max	Unit

AGC Amplifier

Input Resistance	RAGCI	-	_	1	_	MΩ
Variable Voltage Gain Range	GAGC	—	-4	_	+43.8	dВ
Voltage Gain Accuracy	GE	_	-0.4	+0.03 ~ -0.17	+0.4	dB
Output DC Offset Voltage	VOSAGC	AGC1 = 0 V	-60 (-3)	_	+60 (+3)	mV (LSB)


Transmit Digital to Analog Converter


Bits of Resolu	ution	BREST	-	-	8	_	bit
End-point Linearity		NLDA	_	_	0.36	0.5	%
Differential N	Non-linearity	DNLDA	_	- 1/5 1/2 LSB			
	Plus Full Scale	PFVDA	_	_	+2,481	-	mV
Full Scale	Minus Full Scale	NFVDA	-	_	-2,500	_	mV
DC Offset Vo	C Offset Voltage		_	-10	-1.5	+10	mV


Receive Analog to Digital Converter


Bits of Resolution		BRESR	_	_	8	_	bit
End-point Linearity		NLAD	_	_	0.24	0.5	%
Differential N	Differential Non-linearity		_	_	1/5	1/2	LSB
Full Scale	Plus Full Scale	PFVAD	_	_	+2,481	_	mV
ruii Scale	Minus Full Scale	NFV _{AD}	_	_	-2,500	_	mV
DC Offset Voltage*		VOSAD		-1/2	_	+1/2	LSB


^{*} This specification does not include the DC offset voltage at the input of the AD converter.











PIN DESCRIPTION

D: N		Pin No	o					_						
Pin Name	RS	GS	JS					۲	unct	ion				
TD1 ~ TD8	1~8	3∿5, 51∿ 55	2~9	Transmit signal digital data input for DA conversion. These pins are 8 bit parallel two's complement data input pins. The data is loaded to the DA converter at the falling edge of WRITE, TD1 is the LSB and TD8 is the MSB. Refer to Table 1 below.									ta is loaded to	
				D	8	7	6	5	4	3	2	1	Total Value	Nominal Output Voltage*
				Plus Full Scale	0	1	1	1	1	1	1	1	+127	+2,172.1 mV
													+126	
				Plus 0	0	0	D	0	0	0	0	0	0	0
				Minus 0	1	1	1	1	1	1	1	1	-1	-17.1 mV
									1		*		-2 ~ 127	
				Minus Full Scale	1	D	D	0	0	0	0	0	-128	-2,189.2 mV
WRITE	9	6	10	This signal enable. The digital input at the falling edg signal. The analog output edge of WRITE s	friec	om 1 of W I	TD1 RITE	~ TI E sigi	D8 is nal, a	s latc and t	hed hen t 9 /	to the	ne DA verted after t	converter to analog he falling
MCK	10	7	11	115 $\mu \text{sec} \sim 143 \mu$ A 3.6864 MHz c time base for the	use loc	c. k sig	ınal :	shou	ld be	e app	lied	to t		
START	11	8	12	This signal enables MSM6950B to start the AD conversion. This signal is also used to latch the input data used for setting the amplitude of the AGC circuit. The input data is supplied from a demodulating chip, the general performance of which is digital signal processing. These two operations are performed at the falling edge of \overline{START} . The cycle of this signal can be chosen out of 98 μ sec \sim 143 μ sec.										
READ	12	9	13	This is a control While this pin is result of the AD While this pin is RD1 ~ RD8 bec	at co	digit nver digit	al 0 sion al 1	state is ou state	the tput the	out t froi	put m R	bus i D1 ^	s activ	rated and the terminals.

Din Name	F	in No).	F						
Pin Name	RS	GS	JS	Function						
RD1 ~ RD8	13^ 20	10\(\sigma\) 23, 16\(\sigma\) 19	14\(\sigma\) 21	These are I/O terminals controlled by START and READ terminals. When READ is set at digital 0 state, RD1 ~ RD8 become output terminals and the AD conversion result is output from these pins with 8 bit parallel two's compliment format. Refer to Table 2. When READ is set at digital 1 state, RD1 ~ RD8 become input terminals. The data input to these pins is loaded into the registers at the falling edge of START signal. In this case, this data is used at the gain setting data for AGC circuit. Nominal absolute voltage gain of AGC circuit is described in Table 3. The dynamic range of the AGC circuit is about 48 dB as shown in Table 3. READ = Digital 0						
				RD						
				1 1 1 1 1 1 1 0 +43.6						
V _{DD2}	21	20	22	Positive power supply, +5 V. This power supply is internally connected to the digital output logical circuitry RD1 \sim RD8 to avoid the deterioration to the noise performance. Same power supply as to VDD1 should be used.						
DG	22	22, 23	23, 24	Digital ground, 0 V.						
AG	23	24	25	Analog ground, 0 V.						
AGCC	24	25	26	An external capacitor of 1 μF should be connected between AGCC and AG. This capacitor is necessary to compensate the DC offset voltage generated in the AGC circuit.						


25, 26	26, 29	JS 27, 28	Function The MSM6950B provides the voltage reference which is used for AD and DA convertions. The electrical potential is stabilized to variations of temperature or supply voltages, but tends to be different from chip to chip.
			and DA convertions. The electrical potential is stabilized to variations of temperature or
			Therefore, an external adjustment is necessary. The resistors used to adjust the reference voltage are connected to these pins as shown in Figure 6.
27	30	29	Receive analog signal input pin. The maximum input level is about +7.2 dBm (5 Vp-p).
28, 29	31, 32	30, 31	These pins control the transmit and receive analog signal paths for AC loop test, DTMF tone, guard tone and call progress tone. For details, refer to Table 8.
30	33	32	This is the transmit analog signal output terminal. The output resistance is about 10 Ω and the load resistance should be more than 20 k Ω . The higher the road resistor is, the lower the power dissipation of MSM6950B becomes. When the full scale digital data is input to DA, the output voltage on AOUT becomes as follows. Input Data to DA Reference Voltage Output Voltage (AOUT)
	28, 29	28, 31, 29 32	28, 31, 30, 29 32 31

Pin Name	F	Pin No).	_
Pin Name	RS	GS	JS	Function
LT	31	35	33	LT is used to provide the local AC loop test function. When digital 1 is input to LT, the transmit analog signal bypasses the transmit analog filter and is directly routed to the receive analog filter. At this time, the transmit analog signal must be of the same channel with the receiver. The passband of the receive analog filter is selected by LT and MODE as shown in Table 5. LT MODE Receive BPF's Passband AIN AOUT 1 0 2,000 ~ 2,800 Hz 1 1 800 ~ 1,600 Hz Open Shorted to AG (OV) Normal Operating State Table 5
FT	32	36	34	FT controls the external transmit signal to be input to the MSM6950B and to send it over telephone line through the AOUT terminal. When FT is in digital 1 state, XIN is connected to the transmit filter input and external analog tones, such as DTMF tone, can be input to the MSM6950B through the XIN terminal. When digital 0 is applied to FT, the output signal from DA converter is routed to the transmit filter input. This is the normal application for the MSM6950B.
GT	33	37	35	GT controls the signal to select the frequency of the guard tone and this is a necessary function to be used internationally. At the same time, the passband width of LPF is decided according to the frequency. GT Guard Tone Frequency LPF's Passband 0 550 Hz 0 725 Hz 1 1,800 Hz 0 2,900 Hz Table 6 LPF plays a role of rejecting harmonic components from the originated guard tone. In addition to it, this LPF can be also used in the receiver as the band limiting filter during call progress tone detection.
XIN	34	38	36	XIN is an external analog signal input. As described in the paragraph for FT, XIN is activated when FT is in digital 1 state. The maximum input level is about +7.2 dBm (5 Vp-p).

D'- N	P	in No		Function								
Pin Name	RS	GS	JS									
SP	35	39	37	SP should be connected to digital () for the actual applications.								
MODE	36	40	38	MODE determines the role of each BPF by controlling SWT and SWR as shown in the circuit configuration. When digital 0 is applied to this pin, the low channel BPF is assigned to the transmitter and the high channel BPF is assigned to the receiver. This condition is called as "Originate mode". When digital 1 is input to MODE, the positions of BPFs are reversed and this is called as "Answer mode". During the AC loop back test, the frequency band used for this test becomes the receiver's channel determind by MODE. MODE								
RFO	37	41	39	RFO is the analog signal output of the receive filter. This signal is to be connected to the AGC circuit through an external capacitor of 0.1 μ F. The load resistance should be more than 20 k Ω . The maximum voltage swing is about 5 Vp-p.								
AGCI	38	44	40	AGCI is the input pin of the AGC circuit and is connected to RI through an external capacitor as shown in Figure 7. The role of capacitor is to avoid a bad influence for the DC offset voltage generated in the receive filter. The input resistance is high and the maximum input voltage swing is about 5 Vp-p. AGCI AGCI								



MSM6950BRS CIRCUIT WIRING ILLUSTRATION



APPLICATION INFORMATIONS

1. Typical Master Clock (MCK) Frequency and WRITE, START, READ signals.





Figure 10 shows the typical design for the operating clock and control signals.

It is desirable to use one time base for the noise performance of the modem system.

2 Originate Transmission Mode

The signal pass in this mode is shown in Figure 11.

The low band signal must be transmitted and the high band signal must be received. MODE determines the positions of two BPFs by controlling SWT1, SWT2, SWR1 and SWR2. When MODE is in digital 0 state, the low channel BPF is assigned to the transmitter and the high channel BPF is assigned to the receiver. Both DT and PT should be in digital 1 state so that the guard tone function should be disabled.




3 Answer Transmission Mode

The signal pass in this mode is shown in Figure 12.

The high band signal must be transmitted and the low band signal must be received. When MODE is in digital 1 state, the high channel BPF is assigned to the transmitter and the low channel BPF is assigned to the receiver. In some applications, it is required to mix a guard tone to the high channel transmit signal in the answer mode. The control signals on DT, PT and GT determine the guard tone function. When DT and PT are in digital 1 state, the guard tone function is disabled and only the high channel transmitter is enabled. When DT, PT and GT are in digital 0 state, the guard tone, the frequency of which is 550 Hz, is mixed to the transmit signal.

When GT is changed to digital 1 keeping DT and PT in digital 0 state, another guard tone, the frequency of which is 1800 Hz, is mixed to the transmit signal.

The original guard tone is filtered through LPF and only its fundamental component is extracted and mixed to the transmit signal. The cut-off frequency of LPF is about 725 Hz while GT is in digital 0 state and becomes about 2900 Hz while GT is in digital 1 state.




4 Tone Transmit Mode

The signal path in this mode is shown in Figure 13.

LPF put on this path has two kinds of its cut-off frequency (725 Hz/2900 Hz). So, This mode is useful for DTMF signaling and so forth. Refer to Table 9.


When transmit signal is passed from DA converter to low cut-off frequency (725 Hz) LPF, AOUT signal level is changed less than ± 2.5 dB by the timing of WRITE signal and internal clock.



5 Tone Receive Mode

The signal path in this mode is shown in Figure 14.

As LPF put on this path has two kinds of cut-off frequency - 725 Hz and 2900Hz. This mode is useful for call progress tone monitoring, such as for dial tone. Refer to Table 8. In this mode, AOUT is connected to AG (0 V) internally.



◆ MODEM · MSM6950B ◆


6 AC Loop-back Test Mode

The signal path in this mode is shown in Figure 15.

The modem system has to receive its own transmit signal to check the modem operation.

In this mode, the transmit BPF is skipped from the signal route and the channel used for AC Loop-back test is determined by the reveiver's channel assigned by MODE. Refer to Table 8.

AOUT is connected to AG (0V) internally.



ı						1	ðì				ł	!			
Note		FSK DPSK QAM				Extra Tone/DTMF Tone Transmitting			or Call one		FSK DPSK QAM				
		Originate	Answer	Answer	Guard Tone	Extra Tone Tran				Filtering for Cal Progress Tone		AC Loop- back Test			
Receiver	Gain*2	gp0	9p0	9po	gp0	9PO	9p0	9PO	0dB	-1.0dB	9p0	9PO	9PO	9PO	gp0
	Pass Band*2	2000~2800Hz	800~1600Hz	800~1600Hz	800~1600Hz	2000~2800Hz	800~1600Hz	2000~2800Hz	800~1600Hz	0~ 725Hz	0~2900Hz	2000~2800Hz	2000~2800Hz	800~1600Hz	800~1600Hz
Transmitter	Guard			550Hz	1800Hz										
	Gain*1	+2.0dB	+2.0dB	+2.0dB	+2.0dB	+1.0dB	+1.0dB	+2.0dB	+2.0dB						
	Pass Band*1	800~1600Hz	2000~2800Hz	2000~2800Hz	2000~2800Hz	0~ 725Hz	0~ 725Hz	0~2900Hz	0~2900Hz	**	*3	*3	*3	* 3	e.
Control Signal	L1	0	0	0	0	0	0	0	0	0	0		-	-	1
	SP	0	0	0	0	0	0	0	0	×	×	0	0	0	0
	GT	×	×	0	-	0	0	1	-	0	-	×	×	×	×
	MODE	0	1	-	-	0	-	0	-	×	×	0	0		-
	ΡΤ	1		0	0	-	-	-	-	0	0	_	0	_	0
	DT	1	-	0	0	0	0	0	0	-	-	-	0	-	0

*1 XIN → AOUT
*2 AIN → RFO
*3 AOUT is connected to Ground.

Table 8 Various Operating Modes