CMOS 4-BIT MICROCONTROLLER

TMP47C216F TMP47C416F

The 47C216/416 is a high speed and high performance 4-bit single chip microcomputer, integrating high current output port, the 4 bit A/D conversion input and remote control signal output based on the TLCS-470 series.

PART No.	ROM	RAM	PACKAGE	ОТР
TMP47C216F	2048 × 8-bit	128 × 4-bit	OFP44-P-1414D	TMP47P416VF
TMP47C416F	4096 × 8-bit	256 × 4-bit	Q1144-1-1414D	11011 471 41001

FEATURES

- ◆4-bit single chip microcomputer
- ♦Instruction execution time: 1.0 \(\mu \)s (at 8 MHz),

244 μ s (at 32.8 kHz)

- ♦90 basic instructions
 - Table look-up instructions
 - 5-bit to 8-bit data conversion instruction
- ◆Subroutine nesting: 15 levels max.
- ♦6 interrupt sources (External: 1, Internal: 5)
 All sources have independent latches each, and multiple interrupt control is available.
- ♦I/O port (38 pins)
 - Input 1 ports 4 pins
 Output 3 ports 12 pins
 I/O 6 ports 22 pins
- ♦Interval Timer
- ◆Two 12-bit Timer / Counters

Timer, event counter, and pulse width measurement mode


- **♦**Watchdog Timer
- ◆Serial Interface with an 8-bit buffer
 - Simultaneous transmission and reception capability
 - External / internal clock, leading / trailing edge shift, and 4/8-bit mode
- ◆4-bit A/D conversion input 4 channels
- High break down voltage outputs
 VFT direct drive capability (24 bit)
- ◆ Remote control signal output Carrier modulation, code output
- ◆High current outputs

LED direct drive capability (typ. 15 mA \times 1 bits).


- ◆Dual-clock operation
 - High-speed / Low-power-consumption operating mode
- ♦ Hold function

Battery / Capacitor back-up


◆Real Time Emulator: BM47C415N0A



PIN ASSIGNMENTS (TOP VIEW)



BLOCK DIAGRAM



PIN FUNCTION

PIN NAME	Input / Output	FUNCTIO	DN					
K03 (CIN3) to K00 (CIN0)	Input (Input)	4-bit input port	A/D Conversion (comparator) Input					
P13 to P10	Output	4-bit high breakdown voltage output port with latch 8-bit data are output by the 5-bit to 8-bit data conversion instruction [OUTB @ HL.]						
P33 to P30	Output	4-bit high breakdown voltage output port wi	th latch					
R43 to R40								
R53 to R50	1/0	4-bit high breakdown voltage I/O port with la	4-bit high breakdown voltage I/O port with latch					
R63 to R60								
R73 (XTOUT)	I/O (Output)	4-bit I/O port with latch.	Resonator connecting pin (Low-freq.)					
R72 (XTIN)	I/O (Input)	When using as the input port or watchdog timer output, the latch must be set to "1".	For inputting external clock, XTIN is used and XTOUT is opend.					
R71 (WTO)	I/O (Output)	Set to Dual-clock operating mode, when R73, R72 pin use as clock generator.	Watchdog timer output					
R70 (T1)	I/O (Input)	3	Timer / Counter 1 external input					
R82 (RSO)	I/O (Output)	3-bit I/O port with latch.	Remote control signal output					
R81 (T2)	I/O (Input)	When used as the input port, external interrupt input pin, or timer / counter	Timer / Counter 2 external input					
R80 (INT2) / HOLD	I/O (Input)	external input pin, the latch must be set to "1".	External interrupt 2 or hold request / release signal input					
R92 (SCK)	I/O (I/O)	3-bit I/O port with latch.	Serial clock I/O					
R91 (SO)	I/O (Output)	When used as the input port or serial port,	Serial data output					
R90 (SI)	I/O (Input)	the latch must be set to "1".	Serial data input					
XIN	Input	Resonator connecting pin (High-frequency).						
XOUT	Output	For inputting external clock, XIN is used and X	(OUT is opened.					
RESET	Input	Reset signal input						
VDD		+ 5 V						
vss	Power Supply	0 V (GND)						
VKK		VFT drive power supply						

OPERATIONAL DESCRIPTION

Concerning the 47C216/416 the configuration and functions of hardwares are described. As the description has been provided with priority on those parts differing from the 47C660/860, the technical data sheets for the 47C660/860shall also be referred to.

1. SYSTEM CONFIGURATION

♦INTERNAL CPU FUNCTION

They are the same as those of the 47C660/860 except program memory (ROM), data memory (RAM) system clock controller and interrupt function.

- **◆PERIPHERAL HARDWARE FUNCTION**
 - ① Input / Output Ports
 - ② Interval Timer
 - 3 Timer / Counters (TC1, TC2)
 - Watchdog Timer
 - **⑤** A/D Conversion (Comparator) input
 - 6 Serial Interface
 - **7** Remote Control signal output

The description has been provide with priority on functions (①, ⑤ and ⑦) added to and changed from 47C660/860.

2. INTERNAL CPU FUNCTION


2.1 Program Memory Capacity

The 47C216 has 2048 \times 8 bits (addresses 000_H through 7FF_H) of program memory (mask ROM), the 47C416 has 4096 \times 8 bits (addresses 000_H through FFF_H).

2.1.1 Program Memory Map

Figure 2-1 shows the program memory map. Address 000_H to 086_H and $FE0_H$ to FFF_H (000_H to 086_H and $7E0_H$ to $7FF_H$ for the 47C216) of the program memory are also used for special purposes.

On the 47C216, no physical program memory exists in the address range 800_H through FFF_H. However, if this space is accessed by program, the most significant bit of each address is always regarded as "0" and the contents of the program memory corresponding to the address 000_H through 7FF_H are read. For example, when outputting the data at address FF3_H are read to ports by the [OUTB @HL] instruction, the data at address 7F3_H is actually read. That is, on the 47C216, the conversion table is located in the address space 7E0_H through 7FF_H. When evaluating the 47C216 by using the 47P216V, however, the conversion table must be allocated in the memory location addressed FE0_H through FFF_H also.



Note. When the piggyback is used, the address from FEO_H to FFF_H are used as the data conversion table area.


(a) 47C216

(b) 47C416

Figure 2-1. Program Memory Map

2.2 Data Memory (RAM)

The 47C416 has 256 \times 4 bits (addresses 00_H through FF_H) of the data memory (RAM), and the 47C216 has 128 \times 4 bits (addresses 00_H through 0F_H, and 90_H through FF_H).




Note: With the 47C216, the most significant bit of the RAM address is always regarded as "0", so that addresses 90_H to FF_H may be accessed as addrresses 10_H to 7F_H. However, programming should be performed assuming that the RAM is assigned to addresses 00_H to 0F_H and 90_H to FF_H as shown in Figure 2-6 (a) by considering the application software evaluation with development tools.

Figure 2-2. Data Memory Capacity and Address Assignment

2.3 System Clock Controller

The system clock controller starts or stops the high-frequency and low-frequency clock oscillator and switches between the basic clocks. The operating mode is generally divided into the single-clock mode and the dual-clock mode, which are controlled by command. The 47C216/416 can swith from SLOW operation mode to HOLD operation mode.

After HOLD operation mode was released, Normal-1 operation mode is set.



Note. Normal-1 and Normal-2 operating modes are sometimes referred to as the Normal operating mode collectively.

Figure 2-3. Operating Mode Transition Diagram

Note. Returning from SLOW operation to Normal-2 operation

When returning from SLOW operation to Normal-2 operation, the warming up timer is used to change the operation frequency after getting stabilized oscillation of the low-frequency clock.

The watchdog timer counter is used to count the warming up time.

To count cerainly the warming up time, it is necessary to initialize the counter. When returning from SLOW operation to Normal-2 opertion, the watchdog timer must be cleared just before setting of the system clock control command register.

Example. Returning from SLOW operation to Normal-2 operation

LD	A,#0000B
OUT	A,%OP15
LD	A,#1100B
OUT	A.%OP16

2.4 INTERRUPT FUNCTION

(1) Interrupt Controller

There are 6 interrupt sources (1 external and 5 internal).

The prioritized multiple interrupt capability is supported.

The interrupt latches (IL₅ through IL₀) to hold interrupt requests are provided for the interrupt sources. Each interrupt latch is set to "1" when an interrupt request is made, asking the CPU to accept the interrupt. The acceptance of interrupt can be permitted or prohibited by program through the interrupt enable master flip-flop (EIF) and interrupt enable register (EIR). When two or more interrupts occur simultaneously, the one with the highest priority determined by hardware is serviced first.

	Sources	Priority	Interrupt latch	Pertmit conditions by program	Entry address	
	Remote control signal output interrupt	(IRSO)	(High rank) 1	IL ₅	EIF = 1	0002 _H
Internal	Serial interface interrupt	(ISIO)	2	IL ₄	EIF = 1, EIR ₃ = 1	0004 _H
Internal	Timer / Counter 1 overflow interrupt	(IOVF1)	3	IL ₃	EIF = 1, EIR ₂ = 1	0006 _H
	Timer / Counter 2 overflow interrupt (10		4	IL ₂	FIF 1 FIB 1	0008 _H
Interval timer interrupt (ITM		(ITMR)	5	IL ₁	EIF = 1, EIR ₁ = 1	000A _H
External	External interrupt 2	(INT2)	(Low rank) 6	IL ₀	EIF = 1, EIR ₀ = 1	000C _H

Table 2-2. Interrupt Sources




Figure 2-24. Interrupt Controller Block Diagram

a. Interrupt enable master flip-flop (EIF)

The EIF controls the enable / disable of all interrupts. When this flip-flop is cleared to "0", all interrupts are disabled; when it is set to "1", the interrupts are enabled.

When an interrupt is accepted, the EIF is cleared to "0", temporarily disabling the acceptance of subsequent interrupts.

When the interrupt service program has been executed, the EIF is set to "1" by the execution of the interrupt return instruction [RETI], being put in the enabled state again.

Set or clear of the EIF in program is performed by instructions [EICLR IL,r] and [DICLR IL,r], respectively. The EIF is initialized to "0" during reset.

b. Interrupt enable register (EIR)

The EIR is a 4-bit register specifies the enable or disable of each interrupt except INT1. An interrupt is enabled when the corresponding bit of the EIR is "1", and an interrupt is disabled when the corresponding bit of the EIR is "0". Bit 1 (EIR₁) of the EIR is shared by both IOVF2 and ITMR interrupts.

Read/write on the EIR is performed by executing [XCH A,EIR] instruction. The EIR is initialized to "0" during reset.

c. Interrupt latches (IL)

An interrupt latch is provided for each interrupt source. It is set to "1" when an interrupt request is made to ask the CPU for accepting the interrupt. Each latch is cleared to "0" upon acceptance of the interrupt. It is initialized to "0" during the reset.

The interrupt latches can be cleared independently by interrupt latch operation instructions ([EICLR IL,r], [DICLR IL,r], and [CLR IL,r] to make them cancel interrupt requests or initialize by program. When the value of instruction field(r) is "0", the interrupt latch is cleared; when the value is "1", the IL is held. Note that the interrupt latches cannot be set by instruction.

```
Example 1: To enable IOVF1, IRSO and INT2
```

```
LD A, #0101B ; EIR \leftarrow 0101_B XCH A, EIR EICLR IL, 111111B ; EIF \leftarrow 1
```

Example 2: To set the EIF to "1" and to clear the interrupt latches except ISIO to "0".

```
EICLR IL, 010000B; EIF\leftarrow1, IL<sub>5</sub>\leftarrow0, IL<sub>3</sub>-IL<sub>0</sub>\leftarrow0
```

(2) Interrupt Processing

An interrupt request is held until the interrupt is accepted or the IL is cleared by reset or the interrupt latch operation instruction. The interrupt acknowledge processing is performed in 2 instruction cycles after the end of the current instruction execution (or after the timer/counter processing if any). The interrupt service program terminates upon execution of the interrupt return instruction [RETI]. The interrupt acknowledge processing consists of the following sequence:

- ① The contents of the program counter and the flags are saved on the stack.
- ② The interrupt entry address corresponding to the interrupt source is set to the program counter.
- 3 The status flag is set to "1".
- The EIF is cleared to "0", temporarily disabling the acceptance of subsequent interrupts.
- ⑤ The IL for the accepted interrupt source is cleared to "0".
- © The instruction stored at the interrupt entry address is executed. (Generally, in the program memory space at the interrupt entry address, the branch instruction to each interrupt processing program is stored. Note that the interrupt entry address is assigned every 2-byte, so that the long branch instruction can not be stored in the program normally. The interrupt service program is assigned to the memory locations 0000H through 0FFFH.)

To perform the multi-interrupt, EIF is set to "1" in the interrupt service program, and the acceptable interrupt source is selected by the EIR.




Figure 2-25. Interrupt Timing Chart (Example)

The interrupt return instruction [RETI] performs the following operations:

- ① Restores the contents of the program counter and the flags from the stack.
- ② Sets the EIF to "1" to provide the interrupt enable state again.

Note. When the time required for the interrupt service is longer than that for the interrupt request, only the interrupt service program is executed without executing the main program.

In the interrupt processing, the program counter and flags are automatically saved or restored but the accumulator and other registers (H or L register, DMB, DC, etc.) are not. If it is necessary to save or restore them, it must be performed by program as shown in the following example. To perform the multi-interrupt, the saving RAM area never be overlapped.

```
Example 1: To save/restore accumlator and HL register pair.
```

XCH HL, GSAV1; RAM[GSAV1] ↔ HL XCH A, GSAV1+2; RAM[GSAV1+2] ↔ Acc Note. The lower 2 bits of GSAV1 should be "0's".

(3) External Interrupt

When an external interrupt (INT2) occurs, the interrupt latch is set at the falling edge of the corresponding pin input (INT2).

The INT2 interrupt can be enabled / disabled by the EIR.

Therefore, the INT2 interrupt occurs at the falling edge of the pin input when R80 (INT2) pin is used for the I/O port.

But bit 0 of the EIR is only kept at "0" not accepting the interrupt request.

Because the external interrupt input is the hysteresis type, each of high and low level operation requires 2 or more instruction cycles for a correct interrupt operation.

3. PERIPHERAL HARDWARE FUNCTION

3.1 Input / Output Ports

The 47C216/416 has 10 I/O ports (38 pins) each as follows:

K0 ; 4-bit input (shared with comparator inputs)
 P1, P2, P3 ; 4-bit output (shared with segment autputs)
 R4, R5, R6 ; 4-bit input / output (shared with digit outputs)

④ R7 ; 4-bit input / output (shared with the low-frequency reasonator

connecting pins, the watchdog timer output and timer / counter

input)

⑤ R8 ; 3-bit input / output (shared with external interrupt request input,

timer / counter input and Remote control signal output)

6 R9 ; 3-bit input/output (shared with serial port)

Each output port contains a latch, which holds the output data. The input ports have no latch; therefore, it is desired hold data exterenally until it is read or to read twice or more before processing it.

	SET @L CLR @L TEST@L	ı	ı	ı	1	0	0	0	0	ı	1	ı	ı	ı	ı	1	1	ı	ı	ı	ı	1	ı	ı	ı	ı	1	I	ı	1	1	1	1
	TEST %p, b TESTP %p, b	0	0	0	0	0	0	0	0	0	0	ı	ı	ı	ı	0	ſ	ı	I	I	ı	I	ı	I	I	ı	ı	ı	I	I	I	I	I
tion	SET %p, b CLR %p, b	-	0		0	0	0	0	0	0	0	ı	ı	I	ı	ſ	ı	ı	I	I	I	ı	ı	ı	I	I	I	I	1	ı	ı	ı	I
Input/Output instruction	OUTB @HL	. 1	0	(Note 3)	I	ı	I	I	I	ı	ı	ı	ı	I	ı	I	ı	. 1	I	ı	I	ı	ı	ı	I	I	I	I	ı	ı	ı	ı	1.
Input/	OUT #k, %p	0	0	0	0	0	0	0	0	0	0	0	0	0	0	I	0	ı	ı	ı	ı	ı	ı	I	ı	ı	I	I	1	ı	ı	ı	ı
	ОՍТ А, %р ОՍТ @НL,%р	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ı	0	0	ı	0	0	ı	0	0	I	I	0	0	0	0	0	0	0
	IN %p, A IN %p, @HL	0	0	0	0	0	0	0	0	0	0	ı	I	I	ı	0	0	I	Ì	I	0	I	I	I	I	I	I	I	ı	I	ı	Ì	ı
Port	Output (OP**)	P0 output port (Note 2)	P1 output port	P2 output port	P3 output port	R4 output port	R5 output port	R6 output port	R7 output port	R8 output port	R9 output port	REMO-CON signal output control 1	REMO-CON signal output control 2	REMO-CON send buffer L	REMO-CON send buffer H		Serial transmit buffer	Hold operation mode control		A/D conversion input control	K0 port input selector		Watchdog timer control	System clock control			Interval timer interrupt control	REMO-CON carrier frequency setting resister 1	REMO-CON carrier frequency setting resister 2	Timer/counter 1 control	Timer/counter 2 control	Serial interface control 1	Serial interface control 2
	Input (IP**)	K0 input port (A/D conversion input)	P1 output latch	P2 output latch	P3 output latch	R4 input port	R5 input port	R6 input port	R7 input port	R8 input port	R9 input port		REMO-CON signal send status			Status input (Note 4)	Serial receive buffer	Undefined	Undefined	Undefined	SK0 status	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Port	Address - (**)	H00	10	05	03	40	02	90	07	8 0	60	∀ 0	90	Ö	00	0E	9	10 _H	1	12	13	14	15	16	17	18	19	ا	18	7	5	#	1

Note 1 "——"means the reserved state. Unavailable for the user programs.

Note 2 As concerns the port address "00". In and TEST instructions operate port K0, and out instruction operates port P0.


Note 3 The 5-bit to 8-bit data conversion instruction [OUTB @ HL], automatic access to ports P1 and P2. Note 4 The status input of serial interface, clock generator, and $\overline{\text{HOLD}}$ ($\overline{\text{KE0}}$) pin.

Table 3-1. Port Address Assignments and Available I/O Instructions

3.1.1 I/O port

(1) K0 (K03 to K00) PORT


The 4-bit input port. Port K0 is shared with the A/D converter (comparator) input. The K0 port input selector (OP13) determines whether this port is to be used for digital or comparator input. The most significant bit of the K0 port input selector is set to "1" for digital input and to "0" for comparator input. The K0 port input selector is initialized to "0" during reset.



(2) P1 (P13 to P10), P2 (P23 to P20), P3 (P33 to P30) port

The 4-bit high breakdown voltage output ports with latch, which can directly drive Vacuum Fluorescent Tubes (VFT). The latch data can be read by input instruction. The latch is initialized to "0" during reset.

P* port (Port address OP0* / IP0*)






Figure 3-2. Ports P1, P2, P3




Figure 3-3. Example of driving a VFT

(3) Ports R4 (R43 to R40), R5 (R53 to R50), R6 (R63 to R60), R7 (R73 to R70)

These ports are 4-bit I/O ports with a latch. When used as an input port, the latch (R4, R5, R6) must be set to "0" and the latch (R7) must be set to "1". The latch (R4, R5 and R6) is initialized to "0" during reset. The R7 latch is initialized to "1" during Reset. These 4 ports (16 pins) can be set, cleared, and tested for each bit as specified by L register indirect addressing bit manipulation instructions [SET @L], [CLR @L], and [TEST @L]. Table 3-2 lists the pins (I/O ports) that correspond to the L register contents.

Example: To clear R43 pin as specified by the L register indirect addressing bit manipulation instruction.

LD L, #0011B ; Set R43 pin address to L register

CLR @L ; R43←0

	L reg	iste	Pin	
3	2	1	0	FIII
0	0	0	0	R40
0	0	0	1	R41
0	0	1	0	R42
0	0	1	1	R43

	L reg	iste	Pin	
3	2	1	0	FIII
0	1	0	0	R50
0	1	0	1	R51
0	1	1	0	R52
0	1	1	1	R53


	L reg	iste	Pin	
3	2	1	0	FIII
1	0	0	0	R60
1	0	0	1	R61
1	0	1	0	R62
1	0	1	1	R63

	L	reg	ister	Pin	
L	3	2	1	0	FIII
Γ	1	1	0	0	R70
	1	1	0	1	R71
l	1	1	1	0	R72
	1	1	1	1	R73

Table 3-2. Relationship between L register contents and I/O port bits

a. R4 (R43 to R40), R5 (R53 to R50), R6 (R63 to R60) port

The 4-bit high breakdown voltage I/O ports with latch, which can directly drive Vacuum Fluorescent Tubes (VFT). The latch should be cleared to "0" when used as an input port. The is initialized to "0" during reset.







Figure 3-4. R4, R5, R6 port

b. VFT drive power supply (VKK)

The 24 pins of the P1, P2, P3, R4, R5, R6 ports are P-channel open drain construction with pulldown resistor. Each pin is connected to a VKK pin via a pulldown resistor (TYP. 80 k Ω). Thus, Vacuum Fluorescent Tubes (VFT) can be driven by applying a negative (–) voltage to the VKK pin, without using external resistor.

b. Port R7 is shared by the low-frequency resonator connection pins (XTIN, XTOUT), the timer / counter1 input pin and the watchdog timer output pin (WTO). For the dual-clock mode operation, the low-frequency resonator(32.768 kHz) is connected to R72 (XTIN) and R73 (XTOUT) pins. For the single-clock mode operation, R72 and R73 pins are used for the ordinary I/O ports. When the watchdog timer is used, R71 (WTO) becomes the watchdog timer output pin. The watchdog timer output is the logical AND output with the port R71 output latch. To use the R71 pin for an ordinary I/O port, the watchdog timer must be disabled (with the watchdog timer output set to "1"). When used as a timer / counter1, R70 lactch must be set to "1". To use it for an ordinary I/O port, the event counter / pulse width measurement modes of the timer / counter1 must be disabled.



Port R7 (Port address OP07 / IP07)

3	2	1	0
R73	R72	R71	R70
(XTOUT)	(XTIN)	(WTO)	(T1)

Figure 3-5. Port R7

(4) PORT R8 (R80 to R82) and HOLD / (INT2) pin

a. R80 (INT2 / HOLD (KE0))

Port KE (KE0) is a 1bit sense input port shared with the hold request/release signal input pin (HOLD), the external interrupt 2 input pin and the R80 I/O pin. This input port (KE0) is assigned to the least significant bit of port address IPOE and is processed as the data with inverted polality. For example, if an input instruction is executed with the pin on the high level, "0" is read. The bit1 through bit3 of port KE, an uncertain value is read when an input instruction is executed.

b. R81

Port R81 is a I/O port with a latch. When used as input port, the latch must be set to "1". The latch is initializes to "1" during reset. Port R81 is shared with the timer/counter2 input pin. To use this port for the timer / counter2 input pin, the latch should be set to "1". To use it for an ordinaly I/O port, the event countre / pulese width measurement modes of the timer / counter should be disabled.

c. R82

Port R82 is a I/O port with a latch. When used as an input port, the latch must be set to "1". The latch is initialized to "1" during reset. Port R82 is shared with the remote control signal output pin. To use this port for the remote control signal output pin, the latch should be set to "1". To use it for an ordinary I/O port, the remote control signal output pin should be disabled.




Figure 3-6. Port R8 and port KE

Note: When HOLD (INT2) pin is used for an I/O port, external interrupt 2 occurs upon detection of the falling edge of pin input therefore a bit 0 of the interrupt enable resister (EIRO) should be clear to "0".

(5) Port R9 (R92 to R90)

Potr R9 is a 3-bit I/O port with latch. When used as an input, the latch must be set to "1". The latch is initialized to "1" during reset. Port R9 is shared with the serial port.

To use port R9 for the serial port, the latch should be set to "1". To use port R9 for an ordinary I/O port, the serial port must be disabled. Although R93 pin does not exist actually, execution of the set or clear instruction for R93 ([SET %OP09,3] or [CLR %OP09,3]) affects the operation of the internal CPU. Therefore, these instructions should not be execution on R93. However, other instructions may be used, in which an uncertain value is read upon execution of an input instruction.




Figure 3-7. Port R9

3.2 4bit A/D Conversion (Comparator) Input

The comparator input is analog input to discriminate key input or AFC (Auto Frequency Control) signal. It's composed of 4-bit D/A converter, comparator and control circuit. Analog input level (CIN0 to CIN3) can be detected as 16-stage by setting reference voltage.

The comparator input can also be used as K0 port (digital input). To use as K0 port, set the most significant bit of the port address OP13 to "1". Which port is selected digital (K0) or comparator (CIN) input can be monitored by accessing the port address IP13.

3.2.1 Circuit Configuration of Comparator Input




Figure 3-8. Circuit of Comparator Input

3.2.2 Control of Comparator Input

K0 port input selector command register (Port address : OP13/IP13) (Initial value 1***)



SK0 Select K0 input mode

0: CIN comparator input

1: K0 digital input

Figure 3-9. Command Register, Status Register

Reference voltage (Vref) is set by command register (port address OP12), and it is determined by the following form.

$$V_{REF} = V_{DD} \times (n + 1) / 16 [V] \quad (n = 0 \text{ to } 15)$$

After initialization sequence, 4-channel comparator inputs continue comparison operation successively.

Since 2-instruction cycles are required to complete comparison of 1-channel, it is necessary to wait for 8-instruction cycles after setting a reference voltage to read data from the comparator. When analog input voltage is higher than reference voltage, comparator data latch is set to "1". At the initialization sequence, OP12 is set to "0". There is not latch when used to port K0.

	OP	12		Vref.
3	2	1	0	[V]
.0	0	0	0	0.31
0.	0	0	1	0.62
0	0	1	0	0.94
0	0	1	1	1.25
0	1	0	0	1.56
0	1	0	1	1.87
0	1	1	0	2.19
0	1	1	1	2.50
1	0	0	0	2.81
1	0	0	1	3.12
1	0	1	0	3.44
1	0	1	1	3.75
1	1	0	0	4.06
1	1	0	1	4.37
1	1	1	0	4.69
1	1	1	1	5.00


Table 3-3. Reference Voltage

Note. When the comparator input is selected, the comparator consumes typically 700 μ A current at VDD = 5 V. To reduce the power consumption, K0 port should be set to digital input mode. In the HOLD mode, the comparator current is automatically cut off by hardware. Further, during the slow operating mode, A/D conversion input is automatically disabled by hardware to reduce the power consumption.

3.3 Remote Control Signal Output (RSO)

The 47C216/416 incorporates a remote control code pulse send circuit. Remote code pulses are generated from the carrier and code string signals and output from the R82 (RSO) pin.


3.3.1 Circuit Configuration



3.3.2 Remote Control Signal Output Control

Remote control signal output is controlled by command registers 1 and 2, (OP0A, OP0B), carrier frequency setting registers 1 and 2 (OP1A, OP2B), send buffers L and H (OP0C, OP0D), and status register (IP0B).

Remote control signal output control register 1 (port address: OPOA) (initial value: 0*00)



MDS send mode setting

0: code pulse output

1: carrier forced output

NMOD carrier signal modulation level select

0: carrier modulation output when code signal is at high level


1: carrier modulation output when code signal is at low level

ERCP Code pulse send start/end specification (Note 2)

0: code pulse send end


1: code pulse send start

Remote control send butter L (port address: OPOC) (initial value: 0000)



lower 4 bits of code signal send data

RBF = 01_{H} to $7F_{H}$ (n = 1 to 127) Remote control signal output control register 2 (port address: OP0B) (initial value: 0000)



BFAC send buffer address clear (Note 1)

1: send buffer address clear

(After clear, set to 0 automatically.)

INH code pulse send forced stop

1: forced stop

(After stop, set to 0 automatically.)

CKR code signal count pulse rate


00: 2⁶/fc [s]

01: 2⁷/fc

10: 2⁸/fc

11: Not used.

Remote control send buffer H (port address: OPOD) (initial value: 0000)




upper 4 bits of code signal send data (Note 3)

REDG polarity of code signal


0: level of next code signal send data is low.

1: level of next code signal send data is high.

Carrier frequency setting register 1 (port address: OP1A) (initial value: 0000)




Remote control signal send status register (port address: IPOB)



1: sending

Carrier frequency setting register 2 (port address: OP1B) (initial value: 0*00)



SDIV	Carrie	er frequency	and duty select
		[Hz] , 1/2	duty
01: fcr=	fc/6n	, 1/3	duty
10: fcr=	fc/4n	, 1/2	duty
11: fcr=	fc/2n	, 1/2	duty

- (Note 1) Do not clear the send buffer address while sending remote control signals.
- (Note 2) In code pulse output mode (MDS = 0), first set ECAR = 1, then start sending code pulse (ERCP = 1).
- (Note 3) With code signals, the lower 4 bits (OPOC) are sent first, then the upper 4 bits (OPOD). The most significant bit in the send data is REDG. This determines the signal level of the next code signal.
- (Note 4) With carrier frequency setting data SCAR, the lower 4 bits are sent first, then the upper 3 bits. When sending the upper 3 bits, set bit 3 to 1.

3.3.3 Carrier Signal Control

Carrier signals are controlled by carrier frequency setting registers 1 and 2. To set the carrier frequency, first the lower 4 bits in the carrier frequency setting register 1 (OP1A) are accessed, then the lower 3 bits. When sending the upper 3 bits, bit 3 must be set to 1.

Example : To set carrier frequency, fcr, to approximately 38kHz and duty to 1/3 (fc = 8 MHz)

LD A, #0011B OUT A. %0P1A : OP1A ← lower 4bit data 3H

LD A, #1010B

OUT A, %OP1A ; OP1A ← upper 3bit data 2H, bit 3 = "1" LD A. #0001B

OUT A, %OP1B ; fcr = fc/6n, 1/3 duty

3.3.4 Code Signal Control

(1) Code signal data setting

Code signal data are sent to send buffers L and H (OPOC, OPOD). The lower 4 bits are sent first, then the upper 4 bits. The 4-byte code signal data are stored in the send buffer; the stored data are sent in the same order as they were sent to the send buffer. The length of time is determined by the lower 7 bits of the code signal data and the count pulse rate specified in CKR.

The most significant bit in the code signal data is used to determine the level of the next code signal data. Thus, the level of the first code signal data is low. CKR is used to select the pulse rate according to the precision required by the code signal data.

Example : Length of time for code signal data must be 0.56ms (when CKR = 00)

(7-bit data in send buffer)

Therefore, RBF = 46H (when level of next code signal data is low) or C6H (when

level of next code signal data is high)

(2) Send buffer address clear

When code signal data change, the updated data can be sent by setting BFAC to 1 if the change occurred before the code pulse was sent (ERCP = 0). When a buffer empty interrupt (IRSO) is generated and the next send data is being written, data can be updated by clearing the buffer address. At that time, data can be updated before send of the last data is ended. BFAC is automatically cleared to 0 after the buffer address is cleared.

3.3.5 Code Signal Carrier Modulation

(1) Code signal carrier modulation by level

NMOD is used to determine whether the code signal data are modulated by the carrier at low or high level. To modulate by the carrier when code signal data are at low level, set NMOD to 1. Setting NMOD to 1 outputs data as leader code, because carrier modulation starts from byte 1 of the code signal data.

(2) Send mode setting

a) code pulse

Code pulse output is when the code signals determined by the data sent to the send buffer and the pulse rate selected in CKR are modulated by the carrier signal determined by carrier frequency setting registers 1 and 2.

b)carrier forced output

Carrier signals are forcibly output as long as MDS is set to 1.

(3) Code pulse send start / end specification

Setting ERCP to 1 starts sending code pulses according to the data stored in the send buffer. When send of the last data in the send buffer is started, the buffer register becomes empty. Then an IRSO (buffer empty) interrupt is generated to request the next send data. When the interrupt service program writes the next send data to the send buffer register, the interrupt request is cleared. To end the send, instead of writing the next send data, the interrupt service program clears ERCP to 0. When ERCP is cleared, the send ends as soon as the code data currently being sent is ended. Send end can be checked by the status of RSF (bit 2 in status register), because RSF is set to 0 at send end. Before send of the last data is ended, either the next code data must be sent or ERCP must be cleared in order to clear the interrupt request.


(4) Code pulse send forced stop

Code pulse send can be forcibly stopped. Setting INH (bit 2 in command register 2) to 1 initializes command registers 1 and 2, and the remote control send buffer, then stops the send. Output from the RSO pin is set to high; INH is automatically cleared to 0.


The data in carrier frequency setting registers 1 and 2 just before the forced stop are saved; carrier signal operation continues internally.

(5) Remote control signal output circuit operation

1) carrier modulation when code signal is at high level (4-byte code signal send \rightarrow end)



2) Carrier modulation when code signal is at low level (4-byte code signal send \rightarrow end)




* Byte 1 in the code signal is always at low level; bytes 2 and subsequent are output depending on bit 3 in the remote control send buffer H (OPOD).

When bit 3 = 0, level of the next code signal data = low.

When bit 3 = 1, level of the next code signal data = high.


Set REDG so that the level for non-modulation by the carrier is used, while the last code signal data is being sent. That is, when NMOD = 0, set REDG to 0 : NMOD = 1, set REDG to 1 : NMOD = 1.

3) 4-byte code signal send \rightarrow 2-byte send \rightarrow end (when NMOD = 0)



Sending the next code signal data to the remote control send buffer or specifying send end by the interrupt service program clears an interrupt request.

4) 2-byte send \rightarrow 1-byte send \rightarrow end (when NMOD = 1)



* To send the code signal data first time (ERCP = 0), send at least two bytes. However, the interrupt service program can send only one byte even the first time.

INPUT / OUTPUT CIRCUITRY

(1) Control pins

The input / output circuitries of the 47C216/416 control pins are shown below.

CONTROL PIN	I/O	CIRCUITRY	REMARKS
XIN XOUT	Input Output	OSC. enable R_f R_0 XIN $XOUT$	Resonator connecting pins $ \begin{array}{ll} R &= 1 k\Omega \mbox{(typ.)} \\ R_f &= 1.5 M\Omega \mbox{(typ.)} \\ R_0 &= 2 k\Omega \mbox{(typ.)} \\ \end{array} $
XTIN XTOUT	Input Output	OSC. enable R _{fs} R ₀	Resonator connecting pins $ \begin{array}{ll} R &= 1 \ k\Omega & (typ.) \\ R_{fs} &= 6 \ M\Omega & (typ.) \\ R_0 &= 220 \ k\Omega & (typ.) \end{array} $
RESET	Input	R _{IN} R	Hysteresis input $Pull-up\ resistor$ $R_{IN}=220\ k\Omega (typ.)$ $R=1\ k\Omega (typ.)$

(2) I/O ports

The input / output circuitries of the 47C216/416 I/O ports are shown below, any one of the circuitries can be chosen by a code (MA to MC) as a mask option.

PORT	I/O		Input/Output Circuitry (Code)	Input/Output Circuitry (Code)					
	-	MA	MB	МС	Pull-up/				
К0	Input	<	R _{IN} R	R _{IN}	Pull-down resistor $R_{\text{IN}} = 70 \text{ k}\Omega \text{ (typ.)}$ $R = 1 \text{ k}\Omega \text{ (typ.)}$				
P1 P2 P3	Output		OVDD R _K VKK VKK		Source open drain output Initial "Hi-Z" High-breakdown voltage $R_K = 80 \ k\Omega$ (typ.)				
R4 R5 R6	1/0		OVDD R _K R VKK O						
R7	1/0	R70	R71, R72	, R73	Sink open drain output Initial "Hi-Z" Hysteresis input (R70) $R=1~k\Omega$ (typ.) High current (R70) $I_{OL}=15~mA$ (typ.)				
R8 R9	1/0	Initial ' 	"Hi-Z"		Sink open drain output Initial "Hi-Z" Hysteresis input R = 1 k Ω (typ.) High current (R82) I_{OL} = 15 mA (typ.)				

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS $(V_{SS} = 0 V)$

PARAMETER	SYMBOL	PINS	RATING	UNIT	
Supply Voltage	V _{DD}		- 0.3 to 6.5	V	
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	٧	
	V _{OUT1}	R7, R8, R9, XOUT	-0.3 to $V_{DD} + 0.3$		
Output Voltage	V _{OUT3}	P1, P2, P3, R4, R5, R6	$V_{DD} - 40 \text{ to } V_{DD} + 0.3$	V	
	I _{OUT1}	R70, R82	30		
	I _{OUT2}	R71 to R73, R80, R81, R9	3.2		
Output Current (per 1 pin)	I _{OUT3}	P1, P2, P3	- 12	mA	
	I _{OUT4}	R4, R5, R6	- 25		
	ΣI _{OUT3}	P1, P2, P3	- 80		
Output Currnent (Total)	ΣI _{OUT4}	R4, R5, R6	- 100	mA	
Power Dissipation [T _{opr} = 70 °C]	PD		600	mW	
Soldering Temperature (time)	Tsld		260 (10 s)	°C	
Storage Temperature	Tstg		– 55 to 125	°C	
Operating Temperature	Topr		– 30 to 70	°C	

Note. Output voltage V_{OUT3} : The V_{OUT3} of OTP (TMP47P416VN) is from V_{DD} – 38 (V) to VDD + 0.3 (V).

RECOMMENDED OPERATING CONDITIONS $(V_{SS} = 0 \text{ V}, T_{opr} = -30 \text{ to } 70 \text{ °C})$

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
			In the Normal mode	4.5		
Supply Voltage	V _{DD}		In the SLOW mode	2.7	5.5	v
			In the HOLD mode	2.0		
Input - High Voltage	V _{IH1}	Except Hysteresis Input		$V_{DD} \times 0.7$		
	V _{IH2}	Hysteresis Input	V _{DD} ≥4.5 V	V _{DD} × 0.75	V_{DD}	V
	V _{IH3}		V _{DD} <4.5 V	$V_{DD} \times 0.9$		
	V _{IL1}	Except Hysteresis Input	V _{DD} ≧ 4.5 V		$V_{DD} \times 0.3$	
Input - Low Voltage	V _{IL2}	Hysteresis Input		0	V _{DD} × 0.25	v
	V _{IL3}		V _{DD} <4.5 V		V _{DD} × 0.1	
Clock Frequency	fc	XIN, XOUT		0.4	8.0	MHz
	fs	XTIN, XTOUT		30.0	34.0	kHz

Note. Input voltage V_{IH3} , V_{IL3} : in the SLOW or HOLD mode

D.C. CHARACTERISTICS

 $(V_{SS} = 0 \text{ V}, T_{opr} = -30 \text{ to } 70 \text{ °C})$

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Тур.	Max.	UNIT
Hysteresis Voltage	V _{HS}	Hysteresis Input		_	0.7	_	<
	I _{IN1}	KO, RESET	V _{DD} = 5.5 V,				
Input Current	I _{IN2}	R ports (open drain)	V _{IN} = 5.5 V / 0 V	_	_	± 2	μA
	R _{IN1}	KO port with pull-up/pull-down		30	70	150	
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ
Pull-down resistance	R _K	source open drain	$V_{DD} = 5.5 \text{ V}, V_{KK} = -30 \text{ V}$	_	80	_	
Output Leakage Current	I _{LO1}	sink open drain	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V}$	_	_	2	
	I _{LO2}	source open drain	$V_{DD} = 5.5 \text{ V}, V_{OUT} = -32 \text{ V}$	-	_	-2	μA
Output Level High Voltage	V _{OH}	P1, P2, P3	V _{DD} = 4.5 V, I _{OH} = -5 mA	2.4	_	_	٧
Output Level Low Voltage	V _{OL}	R71 to R73, R80, R81, R9	V _{DD} = 4.5 V, I _{OL} = 1.6 mA	_	_	0.4	V
Output Level High Current	Іон	R4, R5, R6	$V_{DD} = 4.5 \text{ V}, V_{OL} = 2.4 \text{ V}$	_	-15	_	mA
Output Level Low Current	l _{OL}	R70, R82	$V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$	_	15	_	mA
Supply Current (in the Normal mode)	I _{DD}		V _{DD} = 5.5 V, fc = 4 MHz	_	3	6	mA
Supply Current (in the SLOW mode)	I _{DDS}		V _{DD} = 3.0 V, fs = 32.768 kHz	_	30	60	μA
Supply Current (in the HOLD mode)	I _{DDH}		V _{DD} = 5.5 V	_	0.5	10	μΑ

Note 1. Typ. values show those when Topr = $25 \,^{\circ}$ C, VDD = $5 \,^{\circ}$ V

Note 2. Input Current I_{IN1}; The current through resistor is not included, when the

input resistor (pull-up/pull-down) is contained.

Note 3. Supply Current I_{DD} , I_{DDH} ; $V_{IN} = 5.3 \ V/0.2 \ V$ The K0 port is open when the input resistor is contained. The voltage applied to the R

port is within the valid range.

 I_{DDS} ; $V_{IN} = 2.8 \text{ V} / 0.2 \text{ V}$, low frequency clock is only oscillated (connecting XTIN, XTOUT).

at comparator input is disabled.

A/D conversion characteristics

 $(VSS = 0 \text{ V}, VDD = 4.5 \text{ to } 5.5 \text{ V}, Topr = -30 \text{ to } 70 ^{\circ}\text{C})$

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Тур.	Max.	UNIT
Analog Input Voltage	V _{AIN}	CIN3 to CIN0		V _{SS}	-	V_{DD}	V
A/D conversion error				1	1	± 1/2	LSB

A.C. CHARACTERISTICS


 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_{opr} = -30 \text{ to } 70 ^{\circ}\text{C})$


PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT	
		In the Normal mode	1.0	_	20		
Instruction Cycle Time	t _{cy}	In the SLOW mode	235	_	267	μS	
High level clock pulse width t _{WCH}							
Low level clock pulse width	t _{WCL}	External clock mode	80	_	_	ns	
Shift Data Hold Time	t _{SDH}		0.5 t _{cy} – 300	_	_	ns	

Note. External circuit for SCK Pin and

SO pin

Serial port (completion of Transmission)






RECOMMENDED OSCILLATING CONDITIONS

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 6.0 \text{ V}, T_{opr} = -30 \text{ to } 70 ^{\circ}\text{C})$

(1) 8 MHz

Ceramic Resonator

CSA8.00MT (MURATA) $C_{XIN} = C_{XOUT} = 30 pF$ KBR8.00M (KYOCERA) $C_{XIN} = C_{XOUT} = 30 pF$




(2) 4 MHz

Ceramic Resonator

CSA4.00MG (MURATA) $C_{XIN} = C_{XOUT} = 30 \text{ pF}$ KBR-4.00MS (KYOCERA) $C_{XIN} = C_{XOUT} = 30 \text{ pF}$

Crystal Oscillator


204B-6F 4.0000 (TOYOCOM) $C_{XIN} = C_{XOUT} = 20 pF$



(3) 400 kHz

Ceramic Resonator

CSB400B (MURATA) $C_{XIN} = C_{XOUT} = 220 \text{ pF}, R_{XOUT} = 6.8 \text{ } k\Omega$ KBR-400B (KYOCERA) $C_{XIN} = C_{XOUT} = 100 \text{ pF}, R_{XOUT} = 10 \text{ } k\Omega$



(4) 32.768kHz ($V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 6.0 \text{ V}, T_{opr} = -30 \text{ to } 70 \text{ °C}$)

Crystal Oscillator C_{XTIN}, C_{XTOUT}; 10 to 33 pF

Note: In order to get the accurate oscillation frequency, the adjustment of capacitors must be required.

TYPICAL CHARACTERISTICS

