

8-Channel Analog Multiplexer with Serial Interface July 1995

FEATURES

- Low R_{ON}: 45Ω
- Single 2.7V to ±5V Supply Operation
- Analog Inputs May Extend to Supply Rails
- Low Charge Injection
- Serial Digital Interface
- Low Leakage: ±5nA Max
- Guaranteed Break-Before-Make
- TTL/CMOS Compatible for All Digital Inputs
- Cascadable to Allow Additional Channels
- Can Be Used as a Demultiplexer

APPLICATIONS

- Data Acquisition Systems
- Communication Systems
- Signal Multiplexing/Demultiplexing

DESCRIPTION


The LTC ®1391 is a high performance CMOS 8-to-1 analog multiplexer. It features a serial digital interface which allows several LTC1391s to be wired in series or parallel, increasing the number of MUX channels available using only a single digital port.

The LTC1391 features a typical R_{ON} of 45Ω , a typical switch leakage of 50pA and guaranteed break-before-make operation. Charge injection is ± 10 pC maximum. All digital inputs are TTL and CMOS compatible when operated from single or dual supplies. The inputs can withstand 100mA fault current.

The LTC1391 is available in 16-pin DIP and narrow SOIC packages.

 $\mbox{\em LT}$, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION






ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V+ to V-)	15V
Input Voltage	
Analog Inputs (V – 0.3V)	to $(V^+ + 0.3V)$
Digital Inputs	0.3V to 15V
Digital Outputs0.3V	to $(V^+ + 0.3V)$
Power Dissipation	500mW
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION



Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS

 $V^+ = 5V$, $V^- = -5V$, GND = 0V, T_A = operating temperature range, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
Switch				·				
V_{ANALOG}	Analog Signal Range	(Note 2)		•	-5		5	V
R _{ON}	On Resistance	$V_S = \pm 3.5 V$	T _{MIN}				75	Ω
		I _D = 1mA	25°C			45	75	Ω
			T _{MAX}				120	Ω
	ΔR_{ON} vs V_S					20		%
	ΔR_{ON} vs Temperature					0.5		%/°C
I _{S(OFF)}	Off Input Leakage	$V_S = 4V$, $V_D = -4V$, $V_S = -4V$, $V_D = 4V$ Channel Off		•		±0.05	±5 ±20	nA nA
I _{D(OFF)}	Off Output Leakage	$V_S = 4V$, $V_D = -4V$, $V_S = -4V$, $V_D = 4V$ Channel Off				±0.05	±5 ±20	nA nA
I _{D(ON)}	On Channel Leakage	$V_S = V_D = \pm 4V$ Channel On		•		±0.05	±5 ±20	nA nA
Input								
V _{INH}	High Level Input Voltage	V+ = 5.25V	'+ = 5.25V ●		2.0			V
V_{INL}	Low Level Input Voltage	V ⁺ = 4.75V		•			0.8	V
I _{INL} , I _{INH}	Low or High Level Current	V _{IN} = 5V, 0V		•			±1	μΑ
V _{OH}	High Level Output Voltage	$V^+ = 4.75V$, $I_0 = -10\mu A$ $I_0 = -360\mu A$		•	2.4	4.74 4.45		V
V_{OL}	Low Level Output Voltage	$V^+ = 4.75V$, $I_0 = 1.6mA$		•		0.52	0.8	V
Dynamic	•							
f _{CLK}	Clock Frequency	(Note 2)					5	MHz
toN	Enable Turn On Time	$V_S = 2.5V, R_L = 1k, C_L = 35pF$				260	400	ns
t _{OFF}	Enable Turn Off Time	$V_S = 2.5V, R_L = 1k, C_L = 35pF$				100	200	ns
t _{OPEN}	Break-Before-Make Interval				35	155		ns
OIRR	Off Isolation	$V_S = 2V_{P-P}, R_L = 1k, f = 100kHz$				70		dB
Q _{INJ}	Charge Injection	$R_S = 0, C_L = 1000pF, V_S = 1V \text{ (Note 2)}$	$R_S = 0$, $C_L = 1000pF$, $V_S = 1V$ (Note 2)			±2	±10	pC

ELECTRICAL CHARACTERISTICS

 $V^+ = 5V$, $V^- = -5V$, GND = 0V, T_A = operating temperature range, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Dynamic							
C _{S(OFF)}	Source Off Capacitance				5		pF
C _{D(0FF)}	Drain Off Capacitance				10		pF
Supply							
[+	Positive Supply Current	All Logic Inputs Tied Together, V _{IN} = 0V or 5V	•		15	40	μΑ
I-	Negative Supply Current	All Logic Inputs Tied Together, V _{IN} = 0V or 5V	•		-15	-40	μΑ

$V^+ = 2.7V$, $V^- = GND = 0V$, $T_A = operating temperature range, unless otherwise specified.$

SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
Switch	,				•			<u>. </u>
V_{ANALOG}	Analog Signal Range	(Note 2)		•	0		2.7	V
R _{ON}	On Resistance	V _S = 1.2V	T _{MIN}				300	Ω
		I ₀ = 1mA	25°C			250	300	Ω
			T _{MAX}				350	Ω
	ΔR_{ON} vs V_S					20		%
	ΔR_{ON} vs Temperature					0.5		%/°C
I _{S(OFF)}	Off Input Leakage	$V_S = 2.5V, V_D = 0.5V; V_S = 0.5V$ Channel Off	V , $V_D = 2.5V$ (Note	3)		±0.05	±5 ±20	nA nA
I _{O(OFF)}	Off Output Leakage	$V_S = 2.5V$, $V_D = 0.5V$; $V_S = 0.5V$ Channel Off	V , $V_D = 2.5V$ (Note	3)		±0.05	±5 ±20	nA nA
I _{O(ON)}	On Channel Leakage	$V_S = V_D = 0.5V$, 2.5V (Note 3) Channel On		•		±0.05	±5 ±20	nA nA
Input				'	•			
V_{INH}	High Level Input Voltage	V+ = 3.0V		•	2.0			V
$\overline{V_{INL}}$	Low Level Input Voltage	V ⁺ = 2.4V		•			0.8	V
I _{INL} , I _{INH}	Low or High Level Current	V _{IN} = 2.7V, 0V		•			±1	μΑ
V_{OH}	High Level Output Voltage	$V^+ = 2.7V$, $I_0 = -20\mu A$				2.68		V
		$I_0 = -400 \mu A$		•	2.0	2.31		V
V_{OL}	Low Level Output Voltage	$V^+ = 2.7V$, $I_0 = 20$ μA $I_0 = 400$ μA	$t^{+} = 2.7 \text{V}, t_{0} = 20 \mu \text{A}$			0.01 0.20	0.8	V
Dynamic		10 = 100μπ				0.20	0.0	
f _{CLK}	Clock Frequency	(Note 2)					5	MHz
t _{ON}	Enable Turn On Time	$V_S = 1.5V$, $R_L = 1k$, $C_L = 35pF$ (Note 4)			490	800	ns
t _{OFF}	Enable Turn Off Time	$V_S = 1.5V, R_L = 1k, C_L = 35pF$	'			190	400	ns
t _{OPEN}	Break-Before-Make Interval	(Note 4)	,		125	290		ns
QIRR	Off Isolation	$V_S = 2V_{P-P}, R_L = 1k, f = 100kHz$	Z			70		dB
Q _{INJ}	Charge Injection	$R_S = 0$, $C_L = 1000pF$, $V_S = 1V$ (I	Note 2)			±1	±5	pC
C _{S(OFF)}	Source Off Capacitance					5		pF
C _{D(OFF)}	Drain Off Capacitance					10		pF
Supply								
l ⁺	Positive Supply Current	All Logic Inputs Tied Together,	$V_{IN} = 0V \text{ or } 2.7V$	•		0.2	2	μΑ

The ullet denotes specifications which apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Guaranteed by Design.

Note 3: Leakage current with a single 2.7V supply is guaranteed by correlation with the leakage current of the $\pm 5V$ supply.

Note 4: Timing specifications with a single 2.7V supply are guaranteed by correlation with the $\pm 5V$ timing specifications.



PIN FUNCTIONS

S0, **S1**, **S2**, **S3**, **S4**, **S5**, **S6**, **S7** (Pins 1, 2, 3, 4, 5, 6, 7, 8): Analog Multiplexer Inputs.

GND (Pin 9): Digital Ground. Connect to system ground.

CLK (Pin 10): System Clock (TTL/CMOS Compatible). The clock synchronizes the channel selection bits and the serial data transfer from D_{IN} to D_{OLIT} .

CS (Pin 11): Channel Select Input (TTL/CMOS Compatible). A logic high on this input enables LTC1391 to readin the channel selection bits or allows digital data transfer

from D_{IN} to D_{OUT} . A logic low enables the desired channel for analog signal transmission.

D_{IN} (**Pin 12**): Digital Input (TTL/CMOS Compatible). Input for the channel selection bits.

D_{OUT} (**Pin 13**): Digital Output (TTL/CMOS Compatible). Output from the internal shift register.

V⁻ (Pin 14): Negative Supply.

D (Pin 15): Analog Multiplexer Output.

V+ (Pin 16): Positive Supply.

APPLICATIONS INFORMATION

Multiplexer Operation

Figure 1 shows the block diagram of the components within the LTC1391 required for MUX operation. The LTC1391 uses D_{IN} to select its 8 channels and a chip select input \overline{CS} to switch on the selected channel as shown in Figure 2.




Figure 1. Simplified Block Diagram of the MUX Operation

When $\overline{\text{CS}}$ is high, the input data on the D_{IN} pin is latched into the 4-bit shift register on the rising clock edge. The input data consists of an "EN" bit and a string of three bits for channel selection. If "EN" bit is logic high as illustrated in the first input data sequence, it enables the selected channel. To ensure correct operation, after the clocking in of the last channel selection bit, i.e. B0, the $\overline{\text{CS}}$ must be pulled low before the next rising clock edge. Once the $\overline{\text{CS}}$ is pulled low, all channels are simultaneously switched off to ensure a break-before-make interval. After a delay of t_{ON} , the selected channel is switched on allowing signal transmission. The selected channel remains on until the next falling edge of $\overline{\text{CS}}$ and after a delay of t_{OFF} , it terminates the analog signal transmission and subsequently allows the selection of next channel. If "EN" bit is logic low.




Figure 2. Multiplexer Operation

APPLICATIONS INFORMATION

as illustrated in the second data sequence, it disables all channels and there will be no analog signal transmission. Table 1 shows the various bit combinations for channel selection.

Table 1. Logic Table for Channel Selection

CHANNEL STATUS	EN	B2	B1	ВО
All Off	0	Х	Х	Χ
S0	1	0	0	0
S1	1	0	0	1
S2	1	0	1	0
S3	1	0	1	1
S4	1	1	0	0
S5	1	1	0	1
S6	1	1	1	0
S7	1	1	1	1

Digital Data Transfer Operation

The block diagram of Figure 3 shows the components contained within the LTC1391 required for digital data transfer. Digital data transfer operation can be performed from D_{IN} to D_{OUT} with the \overline{CS} held high. The digital input data is fed into the 4-bit shift register and then shifted to the MUX switches for channel selection or to D_{OUT} for data transfer. Data appears at D_{OUT} after the fourth rising edge of the clock as shown in Figure 4.




Figure 3. Simplified Block Diagram of the Digital Data Transfer Operation




Figure 4. Digital Data Transfer Operation

Multiplexer Expansion

Several LTC1391s can be daisy-chained to expand the number of multiplexer inputs. No additional interface ports are required for the expansion. Figure 5 shows two LTC1391s connected at their analog outputs to form a 16-to-1 multiplexer at the input to an LTC1286 A/D converter.




Figure 5. Daisy-Chaining Two LTC1391s for Expansion

To ensure that only one channel is switched on at any one time, two sets of channel selection bits are needed for DATA as shown in Figure 6. The first data sequence is used to switch off one MUX and the second data sequence is used to select one channel from the other MUX or




Figure 6. Data Sequence for MUX Expansion




APPLICATIONS INFORMATION

vice versa. In other words, if bit "ENA" is high and bit "ENB" is low, one channel of MUX A is switched on and all channels of MUX B are switched off. If bit "ENA" is low and

bit "ENB" is high, all channels at MUX A are switched off and one channel of MUX B is switched on.


TYPICAL APPLICATIONS

Interfacing LTC1391 with LTC1451 for Demultiplex Operation



TYPICAL APPLICATIONS


Daisy-Chaining Five LTC1391s



PACKAGE DESCRIPTION


Dimensions in inches (millimeters) unless otherwise noted.

N Package 16-Lead Plastic DIP



^{*}THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

S Package 16-Lead Plastic SOIC



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1285	3V 12-Bit ADC	Micropower, Auto Shutdown, SO-8 Package, SPI, QSPI + MICROWIRE™ Compatible
LTC1286	5V 12-Bit ADC	Micropower, Auto Shutdown, SO-8 Package, SPI, QSPI + MICROWIRE™ Compatible
LTC1390	Serial Controlled 8 to 1 Analog Multiplexer	Low R _{ON} , Low Charge Injection, Low Power, 16-Pin S0
LTC1451	5V 12-Bit DAC	Complete V _{OUT} DAC, SO-8 Package, Daisy-Chainable, Low Power
LTC1452	5V and 3V 12-Bit DAC	Multiplying V _{OUT} DAC, SO-8 Package, Rail-to-Rail Output, Low Power
LTC1453	3V 12-Bit DAC	Complete V _{OUT} DAC, SO-8 Package, Daisy-Chainable, Low Power

MICROWIRE is a trademark of National Semiconductor.