

September 1999 Revised November 2000

# 74LVT374 • 74LVTH374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

#### **General Description**

The LVT374 and LVTH374 are high-speed, low-power octal D-type flip-flops featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable  $(\overline{OE})$  are common to all flip-flops.

The LVTH374 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These octal flip-flops are designed for low-voltage (3.3V)  $V_{CC}$  applications, but with the capability to provide a TTL interface to a 5V environment. The LVT374 and LVTH374 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

#### **Features**

- $\blacksquare$  Input and output interface capability to systems at 5V  $V_{CC}$
- Bus-Hold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH374), also available without bushold feature (74LVT374).
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 374
- Latch-up performance exceeds 500 mA
- ESD performance:


Human-body model > 2000V Machine model > 200V Charged-device model > 1000V


#### **Ordering Code:**

Order Number	Package Number	Package Description
74LVT374WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVT374SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVT374MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LVTH374WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVTH374SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVTH374MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

## **Logic Symbols**





## **Connection Diagram**



## **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
CP	Clock Pulse Input
ŌĒ	3-STATE Output Enable Input
O <sub>0</sub> -O <sub>7</sub>	3-STATE Outputs

#### **Truth Table**

	Inputs					
D <sub>n</sub>	СР	ŌE	O <sub>n</sub>			
Н	/	L	Н			
L	~	L	L			
X	L	L	O <sub>o</sub>			
X	Х	Н	Z			


H = HIGH Voltage Level

#### **Functional Description**

The LVT374 and LVTH374 consist of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP)

transition. With the Output Enable  $(\overline{OE})$  LOW, the contents of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the

### **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

 <sup>∠ =</sup> LOW-to-HIGH Transition
 O<sub>0</sub> = Previous O<sub>0</sub> before HIGH-to-LOW of CP

°C

#### **Absolute Maximum Ratings**(Note 1) Parameter Value Units Symbol Conditions ٧ -0.5 to +4.6 Supply Voltage $V_{CC}$ -0.5 to +7.0 ٧ $V_{I}$ DC Input Voltage Vo DC Output Voltage Output in 3-STATE ٧ -0.5 to +7.0 -0.5 to +7.0 Output in HIGH or LOW State (Note 2) ٧ DC Input Diode Current -50 $V_I < GND$ mΑ $I_{IK}$ V<sub>O</sub> < GND DC Output Diode Current -50 mΑ I<sub>OK</sub> DC Output Current V<sub>O</sub> > V<sub>CC</sub> Output at HIGH State 64 $\mathsf{m}\mathsf{A}$ Output at LOW State 128 $V_{O} > V_{CC}$ DC Supply Current per Supply Pin $I_{CC}$ ±64 mΑ DC Ground Current per Ground Pin ±128 $I_{GND}$

### **Recommended Operating Conditions**

Storage Temperature

 $\mathsf{T}_{\mathsf{STG}}$ 

Symbol	Parameter		Max	Units
V <sub>CC</sub>	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I <sub>OH</sub>	HIGH-Level Output Current		-32	mA
I <sub>OL</sub>	LOW-Level Output Current		64	mA
T <sub>A</sub>	Free-Air Operating Temperature	-40	85	°C
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V	0	10	ns/V

-65 to +150

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 2: I<sub>O</sub> Absolute Maximum Rating must be observed.

### **DC Electrical Characteristics**

	Parameter		V <sub>CC</sub> (V)	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$					
Symbol				Min	Typ (Note 3)	Max	Units	Conditions	
V <sub>IK</sub>	Input Clamp Diode Volta	age	2.7			-1.2	V	$I_I = -18 \text{ mA}$	
V <sub>IH</sub>	Input HIGH Voltage		2.7-3.6	2.0			V	$V_0 \le 0.1V$ or	
V <sub>IL</sub>	Input LOW Voltage		2.7-3.6			8.0	v	$V_O \ge V_{CC} - 0.1V$	
V <sub>OH</sub>	Output HIGH Voltage		2.7-3.6	V <sub>CC</sub> - 0.2			V	$I_{OH} = -100 \mu A$	
			2.7	2.4			V	$I_{OH} = -8 \text{ mA}$	
			3.0	2.0			V	$I_{OH} = -32 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage		2.7			0.2	V	$I_{OL} = 100 \mu A$	
			2.7			0.5	V	I <sub>OL</sub> = 24 mA	
			3.0			0.4	V	I <sub>OL</sub> = 16 mA	
			3.0			0.5	V	I <sub>OL</sub> = 32 mA	
			3.0			0.55	V	I <sub>OL</sub> = 64 mA	
I <sub>I(HOLD)</sub>	Bushold Input Minimum	Drive	3.0	75			μΑ	$V_1 = 0.8V$	
(Note 4)				-75			μΑ	$V_I = 2.0V$	
I <sub>I(OD)</sub>	Bushold Input Over-Driv	re	3.0	500			μΑ	(Note 5)	
(Note 4)	Current to Change State	Э		-500			μΑ	(Note 6)	
l <sub>l</sub>	Input Current		3.6			10	μΑ	$V_1 = 5.5V$	
	Control Pin		3.6			±1	μΑ	$V_I = 0V$ or $V_{CC}$	
		Data Pins	3.6			-5	μΑ	$V_I = 0V$	
		Data i ilis	5.0			1	μΑ	$V_I = V_{CC}$	
I <sub>OFF</sub>	Power Off Leakage Curr	rent	0			±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$	
I <sub>PU/PD</sub>	Power up/down 3-STAT	E	0-1.5V			±100	μА	$V_0 = 0.5V \text{ to } 3.0V$	
	Output Current		0-1.51		100		μΑ	$V_I = GND \text{ or } V_{CC}$	
l <sub>OZL</sub>	3-STATE Output Leakag	ge Current	3.6			-5	μΑ	$V_0 = 0.5V$	
l <sub>OZH</sub>	3-STATE Output Leakag	ge Current	3.6			5	μΑ	$V_0 = 3.0V$	
I <sub>OZH</sub> +	3-STATE Output Leakag	ge Current	3.6			10	μΑ	$V_{CC} < V_O \le 5.5V$	
Іссн	Power Supply Current		3.6			0.19	mA	Outputs HIGH	
I <sub>CCL</sub>	Power Supply Current		3.6			5	mA	Outputs LOW	
I <sub>CCZ</sub>	Power Supply Current		3.6			0.19	mA	Outputs Disabled	
I <sub>CCZ</sub> +	Power Supply Current		3.6			0.19	mA	V <sub>CC</sub> ≤ V <sub>O</sub> ≤ 5.5V, Outputs Disabled	
$\Delta I_{CC}$	Increase in Power Supply Current (Note 7)		3.6			0.2	mA	One Input at V <sub>CC</sub> – 0.6V Other Inputs at V <sub>CC</sub> or GND	

Note 3: All typical values are at  $V_{CC} = 3.3V$ ,  $T_A = 25$ °C.

## **Dynamic Switching Characteristics** (Note 8)

Symbol	Parameter	v <sub>cc</sub>	T <sub>A</sub> = 25°C			Units	Conditions	
Symbol	i didilictor	(V)	Min	Тур	Max	Omio	$ extbf{C}_{ extsf{L}} =  extbf{500}\Omega$	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 9)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V	(Note 9)	

Note 8: Characterized in SOIC package. Guaranteed parameter, but not tested.

Note 9: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

Note 4: Applies to Bushold versions only (74LVTH374).

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than  $V_{CC}$  or GND.

## **AC Electrical Characteristics**


•			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF, } R_L = 500\Omega$						
Symbol									
	Parameter		$V_{CC} = 3.3V \pm 0.3$	١V	V <sub>CC</sub> = 2.7V		Units		
		Min	Typ (Note 10)	Max	Min	Max			
f <sub>MAX</sub>	Maximum Clock Frequency	160			160		MHz		
t <sub>PHL</sub>	Propagation Delay	1.8		4.9	1.8	5.1			
t <sub>PLH</sub>	CP to O <sub>n</sub>	1.8		4.8	1.8	5.2	ns		
t <sub>PZL</sub>	Output Enable Time	1.3		5.0	1.3	5.8	ns		
t <sub>PZH</sub>		1.6		4.7	1.6	5.3	115		
t <sub>PLZ</sub>	Output Disable Time	1.9		4.6	1.9	4.9	ns		
$t_{PHZ}$		2.0		4.7	2.0	5.0	115		
t <sub>W</sub>	Pulse Width	3.0			3.0		ns		
t <sub>S</sub>	Setup Time	1.5			2.0		ns		
t <sub>H</sub>	Hold Time	0.8			0.0		ns		

Note 10: All typical values are at  $V_{CC} = 3.3V$ ,  $T_A = 25$ °C.


## Capacitance (Note 11)

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 0V$ , $V_I = 0V$ or $V_{CC}$	3	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.0V$ , $V_O = 0V$ or $V_{CC}$	5	pF

Note 11: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.



# Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.6±0.10 0.40 TYP --A-5.01 TYP 9.27 TYP 7.8 -B-3.9 O.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT.-0.6 TYP 1.27 TYP LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A 0.1 C 1.8±0.1 -C-- 0.15±0.05 1.27 TYP 0.35-0.51 Ф 0.12 **(M)** C A 7° TYP DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE 1.25 — M20DRevB1 DETAIL A 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com