

## MSM514102D/DL

**4,194,304-Word × 1-Bit DYNAMIC RAM : STATIC COLUMN MODE TYPE**

### DESCRIPTION

The MSM514102D/DL is a 4,194,304-word × 1-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM514102D/DL achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/single-layer metal CMOS process. The MSM514102D/DL is available in a 26/20-pin plastic SOJ, 20-pin plastic ZIP, or 26/20-pin plastic TSOP. The MSM514102DL (the low-power version) is specially designed for lower-power applications.

### FEATURES


- 4,194,304-word × 1-bit configuration
  - Single 5 V power supply, ±10% tolerance
  - Input : TTL compatible, low input capacitance
  - Output : TTL compatible, 3-state
  - Refresh : 1024 cycles/16 ms, 1024 cycles/128 ms (L-version)
  - Static Column mode, read modify write capability
  - $\overline{CS}$  before  $\overline{RAS}$  refresh, hidden refresh,  $\overline{RAS}$ -only refresh capability
  - Multi-bit test mode capability
  - Package options:
 

26/20-pin 300 mil plastic SOJ	(SOJ26/20-P-300-1.27)	(Product : MSM514102D/DL-xxSJ)
20-pin 400 mil plastic ZIP	(ZIP20-P-400-1.27)	(Product : MSM514102D/DL-xxZS)
26/20-pin 300 mil plastic TSOP	(TSOPII26/20-P-300-1.27-K)	(Product : MSM514102D/DL-xxTS-K)
- xx indicates speed rank.

### PRODUCT FAMILY


Family	Access Time (Max.)			Cycle Time (Min.)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>		Operating (Max.)	Standby (Max.)
MSM514102D/DL-60	60 ns	30 ns	15 ns	110 ns	495 mW	5.5 mW/ 1.1 mW (L-version)
MSM514102D/DL-70	70 ns	35 ns	20 ns	130 ns	440 mW	
MSM514102D/DL-80	80 ns	40 ns	20 ns	150 ns	385 mW	

**PIN CONFIGURATION (TOP VIEW)**



Pin Name	Function
A0 - A10	Address Input
RAS	Row Address Strobe
CS	Chip Select Input
D <sub>IN</sub>	Data Input
D <sub>OUT</sub>	Data Output
WE	Write Enable
V <sub>CC</sub>	Power Supply (5 V)
V <sub>SS</sub>	Ground (0 V)
NC	No Connection

**BLOCK DIAGRAM**



## ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_T$	-1.0 to 7.0	V
Short Circuit Output Current	$I_{OS}$	50	mA
Power Dissipation	$P_D^*$	1	W
Operating Temperature	$T_{opr}$	0 to 70	°C
Storage Temperature	$T_{stg}$	-55 to 150	°C

\*:  $T_a = 25^\circ\text{C}$

### Recommended Operating Conditions

( $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.4	—	6.5	V
Input Low Voltage	$V_{IL}$	-1.0	—	0.8	V

### Capacitance

( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance ( $A_0 - A_{10}, D_{IN}$ )	$C_{IN1}$	—	6	pF
Input Capacitance ( $\overline{RAS}, \overline{CS}, \overline{WE}$ )	$C_{IN2}$	—	7	pF
Output Capacitance ( $D_{OUT}$ )	$C_{OUT}$	—	7	pF

DC Characteristics

(V<sub>CC</sub> = 5 V ±10%, T<sub>a</sub> = 0°C to 70°C)

Parameter	Symbol	Condition	MSM514102 D/DL-60		MSM514102 D/DL-70		MSM514102 D/DL-80		Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.		
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -5.0 mA	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V	
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.2 mA	0	0.4	0	0.4	0	0.4	V	
Input Leakage Current	I <sub>LI</sub>	0 V ≤ V <sub>I</sub> ≤ 6.5 V; All other pins not under test = 0 V	-10	10	-10	10	-10	10	μA	
Output Leakage Current	I <sub>LO</sub>	D <sub>OUT</sub> disable 0 V ≤ V <sub>O</sub> ≤ 5.5 V	-10	10	-10	10	-10	10	μA	
Average Power Supply Current (Operating)	I <sub>CC1</sub>	$\overline{\text{RAS}}$ , $\overline{\text{CS}}$ cycling, t <sub>RC</sub> = Min.	—	90	—	80	—	70	mA	1, 2
Power Supply Current (Standby)	I <sub>CC2</sub>	$\overline{\text{RAS}}$ , $\overline{\text{CS}} = V_{IH}$	—	2	—	2	—	2	mA	1
		$\overline{\text{RAS}}$ , $\overline{\text{CS}}$ ≥ V <sub>CC</sub> - 0.2 V	—	1	—	1	—	1	μA	1, 5
Average Power Supply Current (RAS-only Refresh)	I <sub>CC3</sub>	$\overline{\text{RAS}}$ cycling, $\overline{\text{CS}} = V_{IH}$ , t <sub>RC</sub> = Min.	—	90	—	80	—	70	mA	1, 2
Power Supply Current (Standby)	I <sub>CC5</sub>	$\overline{\text{RAS}} = V_{IH}$ , $\overline{\text{CS}} = V_{IL}$ , D <sub>OUT</sub> = enable	—	5	—	5	—	5	mA	1
Average Power Supply Current ( $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ Refresh)	I <sub>CC6</sub>	$\overline{\text{RAS}}$ cycling, $\overline{\text{CS}}$ before $\overline{\text{RAS}}$	—	90	—	80	—	70	mA	1, 2
Average Power Supply Current (Static Column Mode)	I <sub>CC9</sub>	$\overline{\text{RAS}} = V_{IL}$ , Address cycling, t <sub>SC</sub> = Min.	—	80	—	70	—	60	mA	1, 3
Average Power Supply Current (Battery Backup)	I <sub>CC10</sub>	t <sub>RC</sub> = 125 μs, $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ , t <sub>RAS</sub> ≤ 1 μs	—	300	—	300	—	300	μA	1, 4, 5

- Notes :
1. I<sub>CC</sub> Max. is specified as I<sub>CC</sub> for output open condition.
  2. The address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .
  3. The address can be changed once or less while  $\overline{\text{CS}} = V_{IH}$ .
  4. V<sub>CC</sub> - 0.2 V ≤ V<sub>IH</sub> ≤ 6.5 V, -1.0 V ≤ V<sub>IL</sub> ≤ 0.2 V.
  5. L-version.

AC Characteristics (1/2)

(V<sub>CC</sub> = 5 V ±10%, T<sub>a</sub> = 0°C to 70°C) Note 1, 2, 3, 12, 13

Parameter	Symbol	MSM514102 D/DL-60		MSM514102 D/DL-70		MSM514102 D/DL-80		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t <sub>RC</sub>	110	—	130	—	150	—	ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	130	—	155	—	175	—	ns	
Static Column Mode Cycle Time	t <sub>SC</sub>	35	—	40	—	45	—	ns	
Static Column Mode Read Modify Write Cycle Time	t <sub>SRWC</sub>	60	—	70	—	80	—	ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	—	60	—	70	—	80	ns	4, 5, 6
Access Time from $\overline{\text{CS}}$	t <sub>CAC</sub>	—	15	—	20	—	20	ns	4, 5
Access Time from Column Address	t <sub>AA</sub>	—	30	—	35	—	40	ns	4, 6, 7
Access Time from Last Write	t <sub>ALW</sub>	—	55	—	65	—	75	ns	4, 7
Output Enable Time referenced to $\overline{\text{WE}}$	t <sub>OW</sub>	—	15	—	20	—	20	ns	4
Output Low Impedance Time from $\overline{\text{CS}}$	t <sub>CLZ</sub>	0	—	0	—	0	—	ns	4
Data Output Hold Time referenced to Column Address	t <sub>AOH</sub>	5	—	5	—	5	—	ns	
Data Output Hold Time from $\overline{\text{WE}}$	t <sub>WOH</sub>	0	—	0	—	0	—	ns	
$\overline{\text{CS}}$ to Data Output Buffer Turn-off Delay Time	t <sub>OFF</sub>	0	15	0	20	0	20	ns	8
Transition Time	t <sub>T</sub>	3	50	3	50	3	50	ns	3
Refresh Period	t <sub>REF</sub>	—	16	—	16	—	16	ms	
Refresh Period (L-version)	t <sub>REF</sub>	—	128	—	128	—	128	ms	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40	—	50	—	60	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Static Column Mode)	t <sub>RASC</sub>	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	15	—	20	—	20	—	ns	
$\overline{\text{CS}}$ Precharge Time (Static Column Mode)	t <sub>CP</sub>	10	—	10	—	10	—	ns	
$\overline{\text{CS}}$ Pulse Width	t <sub>CS</sub>	15	10,000	20	10,000	20	10,000	ns	
$\overline{\text{CS}}$ Hold Time	t <sub>CSH</sub>	60	—	70	—	80	—	ns	
$\overline{\text{CS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	—	5	—	5	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ Delay Time	t <sub>RCD</sub>	20	45	20	50	20	60	ns	5
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	15	40	ns	6
Row Address Set-up Time	t <sub>ASR</sub>	0	—	0	—	0	—	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	—	10	—	10	—	ns	
Column Address Set-up Time	t <sub>ASC</sub>	0	—	0	—	0	—	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	—	15	—	15	—	ns	
Column Address Hold Time from $\overline{\text{RAS}}$ (Write Cycle)	t <sub>AWR</sub>	50	—	55	—	60	—	ns	
Column Address Hold Time from $\overline{\text{RAS}}$	t <sub>AR</sub>	75	—	85	—	95	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t <sub>RAL</sub>	30	—	35	—	40	—	ns	
Column Address Hold Time from $\overline{\text{RAS}}$ Precharge	t <sub>AH</sub>	10	—	10	—	10	—	ns	

AC Characteristics (2/2)

(V<sub>CC</sub> = 5 V ±10%, T<sub>a</sub> = 0°C to 70°C) Note 1, 2, 3, 12, 13


Parameter	Symbol	MSM514102 D/DL-60		MSM514102 D/DL-70		MSM514102 D/DL-80		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Column Address Hold Time	t <sub>AHLW</sub>	55	—	65	—	75	—	ns	
Last Write to Column Address Delay Time	t <sub>LWAD</sub>	20	25	20	30	20	35	ns	7
Read Command Set-up Time	t <sub>RCS</sub>	0	—	0	—	0	—	ns	
Read Command Hold Time	t <sub>RCH</sub>	0	—	0	—	0	—	ns	9
Read Command Hold Time referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0	—	0	—	0	—	ns	9
Write Command Set-up Time	t <sub>WCS</sub>	0	—	0	—	0	—	ns	10
Write Command Hold Time	t <sub>WCH</sub>	10	—	10	—	15	—	ns	
Write Command Hold Time from $\overline{\text{RAS}}$	t <sub>WCR</sub>	45	—	50	—	60	—	ns	
Write Command Pulse Width	t <sub>WP</sub>	10	—	10	—	15	—	ns	
Write Invalid Time	t <sub>WI</sub>	10	—	10	—	10	—	ns	
Write Command Hold Time (D <sub>OUT</sub> Disable)	t <sub>WH</sub>	0	—	0	—	0	—	ns	10
Write Command to $\overline{\text{RAS}}$ Lead Time	t <sub>RWL</sub>	15	—	20	—	20	—	ns	
Write Command to $\overline{\text{CS}}$ Lead Time	t <sub>CWL</sub>	15	—	20	—	20	—	ns	
Data-in Set-up Time	t <sub>DS</sub>	0	—	0	—	0	—	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	—	15	—	15	—	ns	11
Data-in Hold Time from $\overline{\text{RAS}}$	t <sub>DHR</sub>	50	—	55	—	60	—	ns	
$\overline{\text{CS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	15	—	20	—	20	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	30	—	35	—	40	—	ns	10
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	60	—	70	—	80	—	ns	10
$\overline{\text{CS}}$ Active Delay Time from $\overline{\text{RAS}}$ Precharge	t <sub>RPC</sub>	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ Set-up Time ( $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ )	t <sub>CSR</sub>	5	—	5	—	5	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ Hold Time ( $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ )	t <sub>CHR</sub>	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Precharge Time ( $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ )	t <sub>WRP</sub>	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ Hold Time from $\overline{\text{RAS}}$ ( $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ )	t <sub>WRH</sub>	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Set-up Time (Test Mode)	t <sub>WTS</sub>	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Hold Time (Test Mode)	t <sub>WTH</sub>	10	—	10	—	10	—	ns	

- Notes:
1. A start-up delay of 200  $\mu$ s is required after power-up, followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CS}}$  before  $\overline{\text{RAS}}$  refresh) before proper device operation is achieved.
  2. The AC characteristics assume  $t_T = 5$  ns.
  3.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring input timing signals. Transition times ( $t_T$ ) are measured between  $V_{IH}$  and  $V_{IL}$ .
  4. This parameter is measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  5. Operation within the  $t_{RCD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RCD}$  (Max.) is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (Max.) limit, then the access time is controlled by  $t_{CAC}$ .
  6. Operation within the  $t_{RAD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RAD}$  (Max.) is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (Max.) limit, then the access time is controlled by  $t_{AA}$ .
  7. Operating within the  $t_{LWAD}$  (Max.) limit ensures that  $t_{ALW}$  (Max.) can be met.  $t_{LWAD}$  (Max.) is specified as a reference point only. If  $t_{LWAD}$  is greater than the specified  $t_{LWAD}$  (Max.) limit, then the access time is controlled by  $t_{AA}$ .
  8.  $t_{OFF}$  (Max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  9.  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
  10.  $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}$  (Min.), then the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}$  (Min.),  $t_{RWD} \geq t_{RWD}$  (Min.) and  $t_{AWD} \geq t_{AWD}$  (Min.), then the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, then the condition of the data out (at access time) is indeterminate.
  11. These parameters are referenced to the  $\overline{\text{CS}}$  leading edge in an early write cycle, and to the  $\overline{\text{WE}}$  leading edge in a read modify write cycle.
  12. The test mode is initiated by performing a  $\overline{\text{WE}}$  and  $\overline{\text{CS}}$  before  $\overline{\text{RAS}}$  refresh cycle. This mode is latched and remains in effect until the exit cycle is generated. The test mode specified in this data sheet is an 8-bit parallel test function. RA10, CA10 and CA0 are not used. In a read cycle, if all internal bits are equal, the data output pin will indicate a high level. If any internal bits are not equal, the data output pin will indicate a low level. The test mode is cleared and the memory device returned to its normal operating state by performing a  $\overline{\text{RAS}}$ -only refresh cycle or a  $\overline{\text{CS}}$  before  $\overline{\text{RAS}}$  refresh cycle.
  13. In a test mode read cycle, the value of access time parameters is delayed for 5 ns for the specified value. These parameters should be specified in test mode cycle by adding the above value to the specified value in this data sheet.




TIMING WAVEFORM


Read Cycle




Write Cycle (Early Write)




**Read Modify Write Cycle**




**Static Column Mode Read Cycle**




**Static Column Mode Write Cycle (Early Write)**




**Static Column Mode Read Modify Write Cycle**




Static Column Mode Read/Write Mixed Cycle




RAS-Only Refresh Cycle




**CS before RAS Refresh Cycle**




**Hidden Refresh Read Cycle**



**Hidden Refresh Write Cycle**




**Test Mode Initiate Cycle**



**Note:** Address,  $D_{IN}$  = "H" or "L" "H" or "L"

**PACKAGE DIMENSIONS**


(Unit : mm)



**Notes for Mounting the Surface Mount Type Package**


The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)





(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 1999 Oki Electric Industry Co., Ltd.