

August 1986 Revised July 2001

DM9334 8-Bit Addressable Latch

General Description

The DM9334 is a high speed 8-bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and being a one-of-eight decoder and demultiplexer with active level HIGH outputs. The device also incorporates an active level LOW common clear for resetting all latches, as well as an active level LOW enable.

The DM9334 has four modes of operation which are shown in the mode selection table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the data or address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other inputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs.

When operating the device as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The function tables summarize the operation of the product.


Features

- Common clear
- Easily expandable
- Random (addressable) data entry
- Serial to parallel capability
- 8 bits of storage/output of each bit available
- Active high demultiplexing/decoding capability

Ordering Code:

Order Number	Package Number	Package Description
DM9334N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Connection Diagram




Function Tables

Ē	c	Mode					
L	Н	Addressable Latch					
Н	Н	Memory					
L	L	Active HIGH Eight Channel Demultiplexer					
Н	L	Clear					

Inputs				Present Output States					Mode					
С	E	D	A0	A1	A2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Wode
L	Н	Х	Х	Χ	Χ	L	L	L	L	L	L	L	L	Clear
L	L	L	L	L	L	L	L	L	L	L	L	L	L	Demultiplex
L	L	Н	L	L	L	Н	L	L	L	L	L	L	L	
L	L	L	Н	L	L	L	L	L	L	L	L	L	L	
L	L	Н	Н	L	L	L	Н	L	L	L	L	L	L	
•	•	•		•					•					
•	•	•		•					•					
•	•	•		•					•					
L	L	Н	Н	Н	Н	L	L	L	L	L	L	L	Н	
Н	Н	Х	Х	Х	Х	Q_{N-1}								Memory
Н	L	L	L	L	L	L	Q_{N-1}	Q_{N-1}	Q_{N-1}					Addressable
Н	L	Н	L	L	L	Н	\mathbf{Q}_{N-1}	$Q_{N\!-\!1}$						Latch
Н	L	L	Н	L	L	Q_{N-1}	L	$Q_{N\!-\!1}$						
Н	L	Н	Н	L	L	Q_{N-1}	Н	$Q_{N\!-\!1}$						
•	•	•		•				•						
•	•	•		•				•						
•	•	•		•				•						
Н	L	L	Н	Н	Н	Q_{N-1}						\mathbf{Q}_{N-1}	L	
Н	L	Н	Н	Н	Н	Q_{N-1}						\mathbf{Q}_{N-1}	Н	

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care Condition
Q_{N-1} = Previous Output State

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range 0° to +70°C Storage Temperature Range -65° C to +150°C

TV
5.5V
5.6V
60 to +70°C
70 to +150°C
70 to

Recommended Operating Conditions

Symbol	Par	ameter	Min	Nom	Max	Units		
V _{CC}	Supply Voltage		4.75	5	5.25	V		
V _{IH}	HIGH Level Input Vo	ltage	2			V		
V _{IL}	LOW Level Input Vol	tage			0.8	V		
I _{OH}	HIGH Level Output O	Current			-0.8	mA		
I _{OL}	LOW Level Output C	urrent			16	mA		
t _W	ENABLE Pulse Widt	h (Figure 1) (Note 3)	19	13		ns		
t _{SU}	Setup Time	Data 1 (Figure 5)	20	13				
	(Note 3)	Data 0 (Figure 5)	20	14				
		Address (Figure 6)	10	5		ns		
		(Note 2)						
t _H	Hold Time	Data 1 (Figure 5)	0	-10		20		
	(Note 3)	Data 0 (Figure 5)	0	-13		ns		
T _A	Free Air Operating T	emperature	0		70	°C		

Note 2: The ADDRESS setup time is the time before the negative ENABLE transition that the ADDRESS must be stable so that the correct latch is addressed without affecting the other latches.

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units		
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	V	
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max		2.4	3.6		V	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$	2.4	3.0		, v		
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max			0.2	0.4	V	
	Output Voltage	$V_{IH} = Min, V_{IL} = Max$			0.2	0.4	V	
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA	
I _{IH}	HIGH Level	V _{CC} = Max	E Input			60		
	Input Current	$V_I = 2.4V$	Others			40	μΑ	
I _{IL}	LOW Level	V _{CC} = Max	E Input			-2.4		
	Input Current	$V_I = 0.4V$			-1.6	mA		
Ios	Short Circuit Output Current	V _{CC} = Max (Note 5)		-30		-100	mA	
I _{CC}	Supply Current	V _{CC} = Max			56	86	mA	

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$


Symbol	Parameter	From (Input)	$R_L = 400\Omega$	Units	
	Parameter	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time	Enable to Output,		28	ns
	LOW-to-HIGH Level Output	(Figure 1)		28	115
t _{PHL}	Propagation Delay Time	Enable to Output,		27	ns
	HIGH-to-LOW Level Output	(Figure 1)			115
t _{PLH}	Propagation Delay Time	Data to Output,		35	
	LOW-to-HIGH Level Output	(Figure 4)		35	ns
t _{PHL}	Propagation Delay Time	Data to Output,		28	no
	HIGH-to-LOW Level Output	(Figure 4)			ns
t _{PLH}	Propagation Delay Time	Address to Output,		35	ns
	LOW-to-HIGH Level Output	(Figure 2)		33	115
t _{PHL}	Propagation Delay Time	gation Delay Time Address to Output,		35	
	HIGH-to-LOW Level Output	(Figure 2)		35	ns
t _{PHL}	Propagation Delay Time	Clear to Output,	31		no
	HIGH-to-LOW Level Output	(Figure 3)			ns

Switching Time Waveforms



Other Conditions: C = H, A = Stable

FIGURE 1.



Other Conditions: $\overline{E} = H$

FIGURE 3.





FIGURE 5.




Other Conditions: $\overline{E} = L$, $\overline{C} = L$, D = HFIGURE 2.





Other Conditions: $\overline{E} = L$, $\overline{C} = H$, A = Stable


FIGURE 4.



Other Conditions: $\overline{C} = H$

Note: The shaded areas indicate when the inputs are permitted to change for predictable output performance.

FIGURE 6.



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com