

---

# HB56A232BA/SBA Series

2,097,152-word  $\times$  32-bit High Density Dynamic RAM Module

# HITACHI

ADE-203-722A (Z)

Rev.1.0

Feb. 20, 1997

---

## Description

The HB56A232BA/SBA is a  $2M \times 32$  dynamic RAM module, mounted 4 pieces of 16-Mbit DRAM (HM5117800) sealed in SOJ package. An outline of the HB56A232BA/SBA is 72-pin single in-line package. Therefore, the HB56A232BA/SBA makes high density mounting possible without surface mount technology. The HB56A232BA/SBA provides common data inputs and outputs. Decoupling capacitors are mounted on the module board.

## Features

- 72-pin single in-line package
  - Outline: 107.95 mm (Length)  $\times$  25.40 mm (Height)  $\times$  5.28 mm (Thickness)
  - Lead pitch: 1.27 mm
- Single 5 V ( $\pm 5\%$ ) supply
- High speed
  - Access time:  $t_{RAC} = 50/60/70$ ns (max)
- Low power dissipation
  - Active mode: 2.31/2.10/1.89 W (max)
  - Standby mode (TTL): 42 mW (max)  
(CMOS): 3.15 mW (max) (L-version)
- Fast page mode capability
- Refresh period
  - 2048 refresh cycles: 32 ms  
128 ms (L-version)
- 3 variations of refresh
  - $\overline{RAS}$ -only refresh
  - $\overline{CAS}$ -before- $\overline{RAS}$  refresh
  - Hidden refresh
- TTL compatible

---

# HB56A232BA/SBA Series


---

## Ordering Information

Type No.	Access time	Package	Contact pad
HB56A232BA-5	50 ns	72-pin SIP socket type	Gold
HB56A232BA-6	60 ns		
HB56A232BA-7	70 ns		
HB56A232BA-5L	50 ns	72-pin SIP socket type	Solder
HB56A232BA-6L	60 ns		
HB56A232BA-7L	70 ns		
HB56A232SBA-5	50 ns	72-pin SIP socket type	Solder
HB56A232SBA-6	60 ns		
HB56A232SBA-7	70 ns		
HB56A232SBA-5L	50 ns	72-pin SIP socket type	Solder
HB56A232SBA-6L	60 ns		
HB56A232SBA-7L	70 ns		

---

Pin Arrangement



Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
1	V <sub>SS</sub>	19	A10	37	NC	55	DQ11
2	DQ0	20	DQ4	38	NC	56	DQ27
3	DQ16	21	DQ20	39	V <sub>SS</sub>	57	DQ12
4	DQ1	22	DQ5	40	$\overline{\text{CAS0}}$	58	DQ28
5	DQ17	23	DQ21	41	$\overline{\text{CAS2}}$	59	V <sub>CC</sub>
6	DQ2	24	DQ6	42	$\overline{\text{CAS3}}$	60	DQ29
7	DQ18	25	DQ22	43	$\overline{\text{CAS1}}$	61	DQ13
8	DQ3	26	DQ7	44	$\overline{\text{RAS0}}$	62	DQ30
9	DQ19	27	DQ23	45	NC	63	DQ14
10	V <sub>CC</sub>	28	A7	46	NC	64	DQ31
11	NC	29	NC	47	$\overline{\text{WE}}$	65	DQ15
12	A0	30	V <sub>CC</sub>	48	NC	66	NC
13	A1	31	A8	49	DQ8	67	PD1
14	A2	32	A9	50	DQ24	68	PD2
15	A3	33	NC	51	DQ9	69	PD3
16	A4	34	$\overline{\text{RAS2}}$	52	DQ25	70	PD4
17	A5	35	NC	53	DQ10	71	NC
18	A6	36	NC	54	DQ26	72	V <sub>SS</sub>

# HB56A232BA/SBA Series


## Pin Description

Pin name	Function
A0 to A10	Address inputs: <ul style="list-style-type: none"><li>— Row address: A0 to A10</li><li>— Column address: A0 to A9</li><li>— Refresh address: A0 to A10</li></ul>
DQ0 to DQ31	Data-in/Data-out
$\overline{\text{CAS0}}$ to $\overline{\text{CAS3}}$	Column address strobe
$\overline{\text{RAS0}}$ , $\overline{\text{RAS2}}$	Row address strobe
$\overline{\text{WE}}$	Read/Write enable
$V_{\text{CC}}$	Power supply
$V_{\text{SS}}$	Ground
PD1 to PD4	Presence detect pin
NC	No connection

## Presence Detect Pin Arrangement

Pin No.	Pin name	Function		
		50 ns	60 ns	70 ns
67	PD1	NC	NC	NC
68	PD2	NC	NC	NC
69	PD3	$V_{\text{SS}}$	NC	$V_{\text{SS}}$
70	PD4	$V_{\text{SS}}$	NC	NC

Block Diagram



\* D0 to D3: HM5117800

# HB56A232BA/SBA Series

## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Supply voltage relative to $V_{SS}$	$V_{CC}$	-1.0 to +7.0	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	$P_t$	4	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

## Recommended DC Operating Conditions ( $T_a = 0$ to $70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	$V_{SS}$	0	0	0	V	
	$V_{CC}$	4.75	5.0	5.25	V	1
Input high voltage	$V_{IH}$	2.4	—	5.5	V	1
Input low voltage	$V_{IL}$	-1.0	—	0.8	V	1

Note: 1. All voltage referred to  $V_{SS}$ .

**DC Characteristics** ( $T_a = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Test conditions	Notes
		Min	Max	Min	Max	Min	Max			
Operating current	$I_{CC1}$	—	440	—	400	—	360	mA	$t_{RC} = \text{min}$	1, 2
Standby current	$I_{CC2}$	—	8	—	8	—	8	mA	TTL interface, $\overline{\text{RAS}}, \overline{\text{CAS}} = V_{IH}$ , Dout = High-Z	
		—	4	—	4	—	4	mA	CMOS interface, $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$ , Dout = High-Z	
Standby current (L-version)	$I_{CC2}$	—	0.6	—	0.6	—	0.6	mA	CMOS interface, $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$ , Dout = High-Z	
$\overline{\text{RAS}}$ -only refresh current	$I_{CC3}$	—	440	—	400	—	360	mA	$t_{RC} = \text{min}$	2
Standby current	$I_{CC5}$	—	20	—	20	—	20	mA	$\overline{\text{RAS}} = V_{IH}$ , $\overline{\text{CAS}} = V_{IL}$ , Dout = enable	1
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current	$I_{CC6}$	—	440	—	400	—	360	mA	$t_{RC} = \text{min}$	
Fast page mode current	$I_{CC7}$	—	400	—	360	—	320	mA	$t_{PC} = \text{min}$	1, 3
Battery backup current (Standby with CBR refresh) (L-version)	$I_{CC10}$	—	2	—	2	—	2	mA	CMOS interface, Dout = High-Z, CBR refresh: $t_{RC} = 62.5\ \mu\text{s}$ , $t_{RAS} \leq 0.3\ \mu\text{s}$	4
Input leakage current	$I_{LI}$	-10	10	-10	10	-10	10	$\mu\text{A}$	$0\text{ V} \leq V_{in} \leq 5.5\text{ V}$	
Output leakage current	$I_{LO}$	-10	10	-10	10	-10	10	$\mu\text{A}$	$0\text{ V} \leq V_{out} \leq 5.5\text{ V}$ , Dout = disable	
Output high voltage	$V_{OH}$	2.4	$V_{CC}$	2.4	$V_{CC}$	2.4	$V_{CC}$	V	High Iout = -5 mA	
Output low voltage	$V_{OL}$	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{\text{CAS}} = V_{IH}$ .

4.  $\overline{\text{CAS}} = L (\leq 0.2\text{ V})$  while  $\overline{\text{RAS}} = L (\leq 0.2\text{ V})$ .

---

## HB56A232BA/SBA Series

---

### Capacitance ( $T_a = 25^\circ\text{C}$ , $V_{CC} = 5\text{ V} \pm 5\%$ )

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	$C_{I1}$	—	40	pF	1
Input capacitance ( $\overline{WE}$ )	$C_{I2}$	—	48	pF	1
Input capacitance ( $\overline{RAS}$ )	$C_{I3}$	—	29	pF	1
Input capacitance ( $\overline{CAS}$ )	$C_{I4}$	—	22	pF	1
I/O capacitance (DQ)	$C_{I/O}$	—	22	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable Dout.



**AC Characteristics** ( $T_a = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ ,  $V_{SS} = 0\text{ V}$ ) \*<sup>1</sup>, \*<sup>2</sup>, \*<sup>17</sup>
**Test Conditions**

- Input rise and fall times: 5 ns
- Input timing reference levels: 0.8 V, 2.4 V
- Output timing reference levels: 0.4 V, 2.4 V
- Output load: 2 TTL gate +  $C_L$  (100 pF) (Including scope and jig)

**Read, Write, and Refresh Cycles (Common parameters)**

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	90	—	110	—	130	—	ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	30	—	40	—	50	—	ns	
$\overline{\text{CAS}}$ precharge time	$t_{CP}$	7	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	50	10000	60	10000	70	10000	ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	13	10000	15	10000	18	10000	ns	
Row address setup time	$t_{ASR}$	0	—	0	—	0	—	ns	
Row address hold time	$t_{RAH}$	7	—	10	—	10	—	ns	
Column address setup time	$t_{ASC}$	0	—	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	7	—	10	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	17	37	20	45	20	52	ns	3
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	12	25	15	30	15	35	ns	4
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	13	—	15	—	18	—	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	50	—	60	—	70	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	5	—	5	—	5	—	ns	
$\overline{\text{CAS}}$ delay time from Din	$t_{DZC}$	0	—	0	—	0	—	ns	
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	5
Refresh period (2,048 cycles)	$t_{REF}$	—	32	—	32	—	32	ms	
Refresh period (2,048 cycles) (L-version)	$t_{REF}$	—	128	—	128	—	128	ms	

# HB56A232BA/SBA Series

## Read Cycle

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	50	—	60	—	70	ns	6, 7
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	13	—	15	—	18	ns	7, 8, 15
Access time from address	$t_{\text{AA}}$	—	25	—	30	—	35	ns	7, 9, 15
Read command setup time	$t_{\text{RCS}}$	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	0	—	ns	10
Read command hold time to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	5	—	5	—	5	—	ns	10
Column address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	25	—	30	—	35	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	$t_{\text{CAL}}$	25	—	30	—	35	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	$t_{\text{CLZ}}$	0	—	0	—	0	—	ns	
Output data hold time	$t_{\text{OH}}$	3	—	3	—	3	—	ns	
Output buffer turn-off time	$t_{\text{OFF}}$	—	13	—	15	—	15	ns	11
$\overline{\text{CAS}}$ to Din delay time	$t_{\text{CDD}}$	13	—	15	—	18	—	ns	

## Write Cycle

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command setup time	$t_{\text{WCS}}$	0	—	0	—	0	—	ns	12
Write command hold time	$t_{\text{WCH}}$	7	—	10	—	15	—	ns	
Write command pulse width	$t_{\text{WCP}}$	7	—	10	—	10	—	ns	
Data-in setup time	$t_{\text{DS}}$	0	—	0	—	0	—	ns	13
Data-in hold time	$t_{\text{DH}}$	7	—	10	—	15	—	ns	13

**Refresh Cycle**

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ setup time (CBR refresh cycle)	$t_{\text{CSR}}$	5	—	5	—	5	—	ns	
$\overline{\text{CAS}}$ hold time (CBR refresh cycle)	$t_{\text{CHR}}$	7	—	10	—	10	—	ns	
$\overline{\text{WE}}$ setup time (CBR refresh cycle)	$t_{\text{WRP}}$	0	—	0	—	0	—	ns	
$\overline{\text{WE}}$ hold time (CBR refresh cycle)	$t_{\text{WRH}}$	7	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	$t_{\text{RPC}}$	5	—	5	—	5	—	ns	


**Fast Page Mode Cycle**

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Fast page mode cycle time	$t_{\text{PC}}$	35	—	40	—	45	—	ns	
Fast page mode $\overline{\text{RAS}}$ pulse width	$t_{\text{RASP}}$	—	100000	—	100000	—	100000	ns	14
Access time from $\overline{\text{CAS}}$ precharge	$t_{\text{CPA}}$	—	30	—	35	—	40	ns	7, 15
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	$t_{\text{CPRH}}$	30	—	35	—	40	—	ns	


- Notes:
1. AC measurements assume  $t_T = 5$  ns.
  2. An initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS-only refresh cycle or CAS-before-RAS refresh). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles are required.
  3. Operation with the  $t_{\text{RCD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RCD}}$  (max) is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}$  (max) limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
  4. Operation with the  $t_{\text{RAD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RAD}}$  (max) is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}$  (max) limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
  5.  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max).
  6. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}$  (max) and  $t_{\text{RAD}} \leq t_{\text{RAD}}$  (max). If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
  7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  8. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}$  (max) and  $t_{\text{RCD}} + t_{\text{CAC}}$  (max)  $\geq t_{\text{RAD}} + t_{\text{AA}}$  (max).
  9. Assumes that  $t_{\text{RAD}} \geq t_{\text{RAD}}$  (max) and  $t_{\text{RCD}} + t_{\text{CAC}}$  (max)  $\leq t_{\text{RAD}} + t_{\text{AA}}$  (max).
  10. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycles.
  11.  $t_{\text{OFF}}$  (max) defines the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
  12. Early write cycle only ( $t_{\text{WCS}} \geq t_{\text{WCS}}$  (min)).
  13. These parameters are referred to  $\overline{\text{CAS}}$  leading edge in early write cycles.
  14.  $t_{\text{RASP}}$  defines  $\overline{\text{RAS}}$  pulse width in Fast page mode cycles.
  15. Access time is determined by the longest among  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$  and  $t_{\text{CPA}}$ .
  16. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large  $V_{\text{CC}} / V_{\text{SS}}$  line noise, which causes to degrade  $V_{\text{IH}}$  min./  $V_{\text{IL}}$  max level.
  17. All the  $V_{\text{CC}}$  and  $V_{\text{SS}}$  pins shall be supplied with the same voltages.
  18. XXX: H or L (H:  $V_{\text{IH}}$  (min)  $\leq V_{\text{IN}} \leq V_{\text{IH}}$  (max), L:  $V_{\text{IL}}$  (min)  $\leq V_{\text{IN}} \leq V_{\text{IL}}$  (max))  
/////: Invalid Dout
- When the address, clock and input pins are not described on timing waveforms, their pins must be applied  $V_{\text{IH}}$  or  $V_{\text{IL}}$ .

Timing Waveforms\*18


Read Cycle



## Early Write Cycle




RAS-Only Refresh Cycle




# HB56A232BA/SBA Series

## CAS-Before-RAS Refresh Cycle







Hidden Refresh Cycle



## Fast Page Mode Read Cycle




Fast Page Mode Early Write Cycle



# HB56A232BA/SBA Series

## Physical Outline



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

---

---

# HITACHI

## **Hitachi, Ltd.**

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan  
Tel: Tokyo (03) 3270-2111  
Fax: (03) 3270-5109

### **For further information write to:**

Hitachi America, Ltd.  
Semiconductor & IC Div.  
2000 Sierra Point Parkway  
Brisbane, CA. 94005-1835  
U S A  
Tel: 415-589-8300  
Fax: 415-583-4207

Hitachi Europe GmbH  
Electronic Components Group  
Continental Europe  
Dornacher Straße 3  
D-85622 Feldkirchen  
München  
Tel: 089-9 91 80-0  
Fax: 089-9 29 30 00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel: 0628-585000  
Fax: 0628-778322

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 0104  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon  
Hong Kong  
Tel: 27359218  
Fax: 27306071

---

# HB56A232BA/SBA Series

---

## Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Feb. 20, 1997	Initial issue		

---