# SONY

# **CXB1549Q**

# **Laser Diode Driver**


#### Description

The CXB1549Q is a high-speed monolithic Laser Diode Driver/Current Switch with ECL/PECL input level. Open collector outputs are provided at the output pins (Q, QBX) and have the capacity of driving modulation current of 50mAp-p at a max. data rate of 1.25Gbps (Min.). Along with the modulation current generator there is the laser diode bias generator which has capacity of sourcing up to 60mA (Bias). The laser diode current can be controlled by either a voltage or current into the bias adjust pin (BiasAdj) and the bias set pin (SBias), depending on how these pins are configured. Control of the diode bias current is achieved through the APC (Automatic Power Control) circuitry. In order to avoid having a large current go through the laser diode, this IC also provides an Activity detector and Power on Reset functions for Laser Safety. The Activity detector circuit detects data edge transitions and if no data transition occur after a certain time period, then both the modulation and bias current are shutdown.

The Power on Reset circuit holds the modulation and bias current off for a set period of time while the system power is applied. Additionally, this IC has an internal Duty Cycle correction circuit that can control the falling edge of the input pulse up to a maximum of 0.2ns (Min.).

#### **Features**

- Maximum data rate (NRZ): 1.25Gbps
- Power on Reset function
- Alarm and Shutdown function
- Signal Duty cycle correction
- Automatic Power Control (APC) for bias current
- · Activity detector function for laser safety
- · Power indicate function
- Differential PECL inputs or AC coupled inputs



## **Application**

Gbit-ethernet: 1.25Gb/sSONET/SDH: 622Mb/s

• Fibre channel: 532Mb/s,1.062Gb/s

## **Absolute Maximum Ratings**

Absolute Maximi	anii itatiings		
<ul> <li>Supply voltage</li> </ul>	Vcc - Vee	-0.3 to +6.0	V
<ul> <li>Input voltage</li> </ul>	VIN	VEE to VCC	V
• Differential input	voltage		
	Vd — Vdb	0 to 2.5	V
Bias output curre	ent	0 to 80	mΑ
Modulation outp	0 to 70	mΑ	
• SBias input/outp	ut current	0 to 5	mΑ
• Input bias contro	ol current		
	Iset (Ibiasadj)	0 to 5	mΑ
• Input bias contro	ol voltage		
	Vset (Vbiasadj)	0 to 3	V
Storage tempera	ature		
	Tstg	-65 to +150	°C

#### **Recommended Operating Conditions**

DC power supply voltage


	Vcc – Vee	3.14 to 3.46	V
Operating ambie	nt temperature		
	Ta	_10 to ±85	°C

#### Structure

Bipolar silicon monolithic IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

# **Block Diagram and Pin Assignment**



# **Pin Description**

Pad	Symbol	Typical v	oltage [V]	Equivolent circuit	Description
No.	Symbol	DC	AC	Equivalent circuit	Description
1	Vcc4	3.3			Positive power supply pin for APC circuit.
2	VEE4	0			Negative power supply pin for APC circuit.
3	BiasAdj	1.5 to 0		Vcc 4 5	Sets Laser bias current pin.
4	SBias	0mA to 2.5mA		3 10pF 30	Sets Laser bias current or monitor pin.
5	Bias	0mA to 60mA		VEE 240 \$ 8	Laser bias current output. Open collector output.
6	VEE5	0			Negative power supply pin for Bias circuit.
7	Q	1.3 to 3.3	6mA to 30mA*1 6mA to 50mA*2	7 8	Laser modulation current output. Open collector output.
8	QBX	1.3 to 3.3	6mA to 30mA*1 6mA to 50mA*2	Current Source	Complementary current output. Q and QBX are not symmetrical output. Please uses Q output for Laser modulation.
9, 10	VEE1	0			Negative power supply pin for Driver circuit.
11	Vcc1	3.3			Positive power supply pin for Driver circuit.
12	VEE1	0			Negative power supply pin for Driver circuit.
13	DrvMon		0μΑ to 600μΑ	Vcc Rdrv Rmon	Sets Laser modulation current (IQ) monitor. IQ is monitored by connecting a resistor (Rmon) to this pin.
14	DrvAdj		0μΑ to 600μΑ	1.3k \$ VEE	Sets Laser modulation current (IQ). IQ is controlled by connecting a resistor (Rdrv) to this pin. Please refer to Fig.2.

<sup>\*1</sup> Ta = -40 to 0°C

<sup>\*2</sup> Ta = 0 to +85°C

Pad No.	Symbol	Typical v	oltage [V]	Equivalent circuit	Description
15	CompA			180pF = 15 30pF 10k	Modulation current driver compensation. Normally, connects 180pF Capacitor across CompA and CompB pins.
17	Timer			Vcc = Ctimer	Capacitor port for activity detector (IN_ALM) operation. This pin set the period of inactive time for activity detector. Inactive time is controlled by connecting a capacitor to this pin. Please refer to Fig.6.
18	NC				No Connect pin.
19	ТМ	1.5		(19)   GND (21)	Chip temperature monitor pin.
20	ADCDis	VEE to Vcc (open)		Vcc 3.8k 35k 35k 35k 35k 35k 35k 35k 35	This pad control the activity detector Circuit. High (connected to Vcc or open): an activity detector is disable. Low (connected to GND): an activity detector is enable.
21	VEE2	0			Negative power supply pin for Data input circuit.

Pad No.	Symbol	Typical v	oltage [V]	Equivalent circuit	Description
22	DB		1.6 to 2.4	24	Differential PECL data inputs pins. These two inputs are
23	D		1.6 to 2.4	22 400 200 10k W 10k	internally biased by $10 \text{k}\Omega$ to $\text{V}_{\text{BB}}$ .
24	Vcc2	3.3		10k	Positive power supply pin for Data input circuit.
25	Vвв	2		600μΑ 600μΑ	Reference bias voltage. (Option)
26	Indicate		0.7 to 1.7	Vcc 50µА	The analog voltage high impedance output which indicate of whether the optical power of Laser diode is operated normal or not. The power output range has following relationship.  High Light Indication;  Vo ≥ 1.7V  Nominal Operation;  Vo = 1.2V  Low Light Indication;  Vo ≤ 0.7V
27	Tset			V <sub>EE</sub> V <sub>CC</sub> 2.4k \$\begin{array}{ c c c c c c c c c c c c c c c c c c c	Selector for duty cycle control. This pin controls the trailing edge of the input high pulse. Variable delay limit of that is from 0 to 0.2ns. Duty cycle is controlled by connected a resistor value between Vcc and this pin. Please refer to Fig.1.
28	RSB	0.5		Vcc 100μA ≥2.5k	Sets alarm (fail) threshold assert voltage by external resistors for LD_ALARM.
29	RS	2.5		28 ≥ 20k VEE ≥ 5k	Default voltages are RS equal to 2.5V and RSB equal to 0.5V. (Option)

Pad	Symbol	Typical v	oltage [V]	Equivalent circuit	Description
No.	Cymbol	DC	AC	Equivalent official	Boompton
30	LDAImB		0.2 to 3	Vcc 4.7k 4.7k 4.7k 4.7k	Complementary open collector TTL outputs. Asserted when the fault
31	LDAlm		0.2 to 3	VEE 31	is detected in the Laser monitor diode circuit.
32	SDN		0 to 3.3	Vcc 5k ₹5k 5k \$5k	Complementary TTL inputs to disable output
33	SDNB		0 to 3.3	32 33 300 W 60µА 60µА	current. When left open = "High"
34	VREF	1.7		200 34 2.4k 9.1k 1.9mA	Temperature compensated reference voltage for APC. 1.7V (Constant.)
35	TEST_ PIN	OPEN			Do not connect.
36	Vcc3	3.3			Positive power supply IC for Signal Detect circuit.

Pad	Symbol	Typical v	oltage [V]	Equivalent circuit	Description
No.	Symbol	DC	AC	Equivalent circuit	Description
37	CapZ			Vcc  Rseries 3k ≥ 200  Cap_Z 145μA 145μA	Capacitor and resistor port for slow start up. This pin controls the initial turn-on time of this chip. (bias and modulation current) The time for this function is set by an external RC network.  Please refer to Fig.7.
38	VEE3	0			Negative power supply pin for Signal Detect circuit.
39	APCOut			39 VEE 500	Output pad of APC OP- Amp. This signal control to bias adjust pins. (BiasAdj and SBias)
40	RsetPD			300 \$\leq 300 200 40 \text{1.8mA}	Monitor PD connect pad.

## **Electrical Characteristics**

# **DC Electrical Characteristics**

 $(Vcc = 3.14 \text{ to } 3.46V, Vee = 0V, Ta = -40 \text{ to } +85^{\circ}C)$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
DC Power supply voltage	Vdc	Vcc – Vee	3.14	3.3	3.46	V
Power supply current	IEE	IQ = 0mA, IBIAS = 0mA	-76	-59	_	
Modulation output ourrent range	lq1	Ta = -40 to 0°C	6	_	30	mA
Modulation output current range	lq2	Ta = 0 to +85°C	6	_	50	
Modulation output voltage range	VQ		Vcc - 2	_	Vcc	V
Bias output current range	Ів		0	_	60	mA
Bias output voltage range	Vв		Vcc - 2	_	Vcc	V
Ratio of IB vs. Iset	IBvslset		14	22	27	
ECL input High voltage	VEIH		Vcc – 1.17	_	Vcc - 0.81	
ECL input Low voltage	VEIL		Vcc – 1.84	_	Vcc - 1.48	
SDN, SDNB, Reset input High voltage	Vтін		2	_	Vcc	
SDN,SDNB, Reset input Low voltage	VTIL		0	_	0.8	V
LDA, LDAB output High voltage	Vтон	IOH = $-10\mu$ A, RL = $4.7k\Omega$	Vcc - 0.1	_	Vcc + 0.2	
LDA, LDAB output Low voltage	VTOL	$IoL = 1mA$ , $RL = 4.7k\Omega$	0	_	0.4	
Reference bias voltage for OP Amp	VREF		1.5	1.7	1.9	
Operating current range of VREF	Vrefdrv		-500	_	+500	μΑ

# **AC Electrical Characteristics**

 $(Vcc = 3.14 \text{ to } 3.46V, Vee = 0V, Ta = -40 \text{ to } +85^{\circ}C)$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Maximum Data Rate	fdmax		1.25	_	_	Gbps
Rise time (20 to 80%)	tr	$I_Q = 20$ mA, $R_L = 25\Omega$	_	100	_	ps
Fall time (20 to 80%)	tf	$I_Q = 20$ mA, $R_L = 25\Omega$	_	200	_	
Max. variable High pulse width by duty cycle control	tdelay	Data rate = 1.25Gbps	0.2	_	_	ns
Max. setting time range of IN_Alarm	ts_alm		20	_	_	
Max. setting time range of POR	ts_por		150	_	_	μs
Shut down time	tsut_off		_	_	10	
Shut down recovery time	tsut_on		_	_	100	

# DC and AC Electrical Characteristics for OpAmp of APC Circuitry

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Input voltage range	Vin		1.2	_	2.8	٧
Output voltage range	Vo		0.6	_	2	٧
Input bias current	Ів		_	7	_	μA
Input offset voltage	Voff		_	2.5	_	mV
Input offset Input current	Ioff		_	0.7	_	μA
Input impedance	ZIN		_	12	_	kΩ
Output drive current	lo		-5.0	_	1.0	mA
Through rate	SR		_	1.9	_	V/µs
Open loop gain	Av		_	55	_	dB
Unity gain band-width	funit		_	20	_	MHz

#### Description of each function block

#### 1. Data Buffer

Data Buffer is comprised of the data buffer and delay generator. ECL/PECL data is input to the data buffer at a maximum data rate of 1.25Gbps. This data is buffered and input to the delay circuitry. The delay circuitry adds a delay to the falling edge of the pulse up to a maximum of 0.2ns (Min.). The delay is set by a single external resistor between the delay set pin (Tset-Pin 27) and Vcc. A plot of the high pulse width vs. set resistance (Rset) is shown in Fig. 1.

#### 2. VBB Generator

This circuit provides a reference bias voltage to the data buffer for AC coupling inputs.

#### 3. Modulation Current Generator

This circuit can sink up to 50mA of current to modulate the laser diode. The modulation current is set by an external resistor to Vcc at modulation current set pin (DrvAdj-Pin 14). There is also a modulation current monitor pin (DrvMon-Pin 13) that allows the IC user to monitor the modulation current. By putting an external fixed resistor between Vcc and DrvMon pin, you can monitor the modulation current by measuring the voltage of DrvMon pin. A plot of the modulation current vs. setting resistance (Rdrv) is shown in Fig. 2.

#### 4. Laser Diode Bias Current Generator

This circuit is a very large current source capable of sourcing up to 60mA of current to bias the laser diode on. The circuit is a 22 to 1 current mirror that can be controlled externally two ways.

The first of these is to tie the BiasAdj (Pin 3) and SBias (Pin 4) terminals together and inject a current into the two terminals. The Bias (Pin 5) terminal is connected to the laser diode. Laser diode bias current vs. control current (Iset) characteristics is shown in Fig. 3.

The second method of controlling the laser diode current is to ties the SBias (Pin 4) terminal to Vcc and tune the BiasAdj (Pin 3) terminal with a voltage source. Varying the voltage at the BiasAdj terminal will vary the current through the laser diode. Laser diode bias current vs. control voltage characteristics is shown in Fig. 4.

#### 5. APC (Automatic Power Control) Circuitry

The APC Circuitry is comprised of the window comparator, APC OpAmp, laser diode alarm circuit and the diode power indicator.

The APC OpAmp is normally configured as an inverting integrator. The inverting input is connected to the photo diode that monitors the light intensity from the laser diode. The photo diode converts the received light from the laser diode to a current. The output of the OpAmp then drives the laser diode current bias adjust pin, and the laser diode bias set pin is held at Vcc. With the OpAmp configured as an inverting integrator, the OpAmp can tune the diode current inversely to the current in the photo diode. That is to say that if a low current is detected by the photo diode the integrator output goes up causing more bias current to go through the diode. If the photo diode current is high, then the output of the OpAmp will go low causing less bias current to flow through the laser diode.

The output of the APC OpAmp drives a window comparator. The function of the window comparator is to detect when the output of the APC OpAmp goes above or below a preset reference voltage for each comparator (RS, RSB). When this happens the comparators outputs cause the laser diode alarm circuit (LDAlm) to go high alerting the system that the laser diode current is either to high or to low.

The window comparator also drives the laser diode power indicator circuit (Indicate). This circuit is comprised of two switches and one fixed current sources. When the APC OpAmp output is such that the laser diode bias current is at its nominal set point, the output of the power indicator is at 1.2Vdc. If the APC OpAmp output goes low, the output of the power indicator increases to 1.7Vdc, indicating a high laser diode power condition. If the output of the APC OpAmp goes high, the output of the power indicator drops to 0.7Vdc.

Also connected to the output of the window comparator is laser alarm circuitry. This circuit alerts the user of the device when the laser diode power level has risen either twice the normal set power or half the normal set power. A high voltage at the laser diode alarm output indicates an alarm event. The laser diode alarm output is disabled whenever a shutdown event is encountered.

#### 6. Shutdown and Input Alarm Circuitry

This portion of the circuit disables both the modulation current driver and the laser diode bias generator under various conditions. The function block diagram for all of the shutdown mechanisms for the circuit is shown in Fig. 5. Shown below is the signal priority primarily for the reset function.

- 1) Power on Reset
- 2) Shutdown, Input Alarm

The Shutdown circuit has complementary TTL input to disable output current. Shown below is the desired truth table for the shutdown function.

SDN	SDNB	output current
Low	Low	Off
Low	High	On
High	Low	Off
High	High	Off

The Activity detector (In\_ALM) circuit is designed to detect an input pulse transition. If there is no input pulse transition over a period time determined by the user, then the output of the circuit will go high causing the modulation current and laser bias current to be shutdown. Inactive time is set by external capacitor value between Timer pin (Pin 17) and Vcc. Inactive time vs. Ctimer is shown in Fig.6.

The Power on reset circuit is an inverting comparator that has an external RC network with CapZ pin (Pin 37) that is connected between Vcc and VEE. At power up, the RC begins to charge up towards the reference voltage of the comparator. Since this is an inverting comparator the output will stay high until the capacitor charges above the reference. As long as the comparator output is high, the laser diode is disabled. As soon as the capacitor charges up beyond the reference, the output of the circuit goes low and the laser diode is enabled and ready for normal operation. A plot of the power on reset time vs. capacitance for a  $10k\Omega$  resistor (Rseries) is shown in Fig. 7.




Fig.5. Shutdown and In\_ALM Functional Block Diagram


#### 7. Others

Pay attention to handling this IC because its electrostatic discharge strength is weak.


The Tset terminal (27pin) has to be connected through a resistor to Vcc.

Do not leave this pin open or connect to Vcc directly.


## **DC Electrical Characteristics Measurement Circuit**



## **AC Electrical Characteristics Measurement Circuit**



# Application Circuit (at Vcc = 3.3V, VEE = 0V)



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

## **Example of Representative Characteristics**




Fig. 1. Delay vs. Rset Characteristic at 1ns input data pulse apply




Fig. 3. Bias Current (IBIAS) vs. Bias adjust current (Iset) Characteristics




Fig. 6. Shutdown Time vs. Ctimer Characteristics




Fig. 2. Modulation Current (IQ) vs. Rdrv Characteristics




Fig. 4. Bias Current (IBIAS) vs.
Bias adjust voltage (Vset) Characteristics





Fig. 7. Power on Reset Time vs. Cap\_Z Characteristics (Rseries =  $10k\Omega$ )

SONY CXB1549Q



VCC = 0V VEE = -3.3V RL =  $25\Omega$ Ta =  $27^{\circ}$ C IQ = 30mA Single input Pattern = PRBS2<sup>23</sup>–1 Data Rate 1.25Gbps

Ch.1 :150mV/div, Offset: -300mV Bandwidth: 20.0GHz Time Base : 200ps/div

Fig.8. Electrical output waveform

VCC = 0V VEE = -3.3V FP-LD ( $\lambda$  = 1330nm) Ta = 27°C Single Input Pattern = PRBS2<sup>23</sup>-1 Data Rate 1.06Gbps Filter (Cut Off 700Mbps) Mask: FC1063

Ch.2 :5.0mV/div, Offset: 12.8mV Bandwidth: 12.4GHz Time Base:200ps/div


Fig.9. Optical output waveform

# CXB1549Q

PIN#	PIN NAME	PIN#	PIN NAME
1	Vcc4	21	VEE2
2	VEE4	22	DB
3	BiasAdj	23	D
4	SBias	24	Vcc2
5	Bias	25	Vвв
6	VEE5	26	Indicate
7	Q	27	Tset
8	QBX	28	RSB
9	VEE1	29	RS
10	VEE1	30	LDAImB
11	Vcc1	31	LDAIm
12	VEE1	32	SDN
13	DrvMon	33	SDNB
14	DrvAdj	34	VREF
15	CompA	35	TEST_PIN
16	CompB	36	Vcc3
17	Timer	37	CapZ
18	NC	38	VEE3
19	TM	39	APCOut
20	ADCDis	40	RsetPD

SONY CXB1549Q

# Package Outline Unit: mm



**NOTE: PALLADIUM PLATING** 

This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).