

MOS FIELD EFFECT TRANSISTOR
2SK2355, 2SK2355-Z/2SK2356, 2SK2356-Z

SWITCHING
N-CANNEL POWER MOS FET
INDUSTRIAL USE

DESCRIPTION

The 2SK2355, 2SK2355-Z/2SK2356, 2SK2356-Z is N-Channel MOS Field Effect Transistor designed for high voltage switching applications.

FEATURES

- Low On-Resistance
2SK2355: $R_{DS(on)} = 1.4 \Omega$ ($V_{GS} = 10 V, I_D = 2.5 A$)
2SK2356: $R_{DS(on)} = 1.5 \Omega$ ($V_{GS} = 10 V, I_D = 2.5 A$)
- Low C_{iss} $C_{iss} = 670 pF$ TYP.
- High Avalanche Capability Ratings

QUALITY GRADE

Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$)


Drain to Source Voltage (2SK2355/2356)	V_{bss}	450/500	V
Gate to Source Voltage	V_{GSS}	± 30	V
Drain Current (DC)	$I_{D(DC)}$	± 5.0	A
Drain Current (pulse)*	$I_{D(pulse)}$	± 20	A
Total Power Dissipation ($T_c = 25^\circ C$)	P_{T1}	50	W
Total Power Dissipation ($T_a = 25^\circ C$)	P_{T2}	1.5	W
Channel Temperature	T_{ch}	150	$^\circ C$
Storage Temperature	T_{stg}	-55 to +150	$^\circ C$
Single Avalanche Current**	I_{AS}	5.0	A
Single Avalanche Energy**	E_{AS}	17.4	mJ

* $PW \leq 10 \mu s$, Duty Cycle $\leq 1 \%$

** Starting $T_{ch} = 25^\circ C$, $R_G = 25 \Omega$, $V_{GS} = 20 V \rightarrow 0$


PACKAGE DIMENSIONS

(in millimeter)




1. Gate
 2. Drain
 3. Source
 4. Fin (Drain)
- JEDEC: TO-220AB

MP-25 (TO-220)



1. Gate
2. Drain
3. Source
4. Fin (Drain)

MP-25Z (TO-220 SURFACE MOUNT TYPE)




The information in this document is subject to change without notice.


ELECTRICAL CHARACTERISTICS (T_A = 25 °C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Drain to Source On-Resistance	R _{DS(on)}		0.9	1.4	mΩ	V _{GS} = 10 V, I _D = 2.5 A
			1.0	1.5		
Gate to Source Cutoff Voltage	V _{GS(off)}	2.5		3.5	V	V _{DS} = 10 V, I _D = 1 mA
Forward Transfer Admittance	y _{fs}	1.0			S	V _{DS} = 10 V, I _D = 2.5 A
Drain Leakage Current	I _{bss}			100	μA	V _{DS} = V _{DSS} , V _{GS} = 0
Gate to Source Leakage Current	I _{gss}			±100	nA	V _{GS} = ±30 V, V _{DS} = 0
Input Capacitance	C _{iss}		670		pF	V _{DS} = 10 V
Output Capacitance	C _{oss}		140		pF	V _{GS} = 0
Reverse Transfer Capacitance	C _{rss}		18		pF	f = 1 MHz
Turn-On Delay Time	t _{d(on)}		11		ns	I _D = 2.5 A
Rise Time	t _r		8		ns	V _{GS} = 10 V
Turn-Off Delay Time	t _{d(off)}		40		ns	V _{DD} = 150 V
Fall Time	t _f		8		ns	R _G = 10 Ω, R _L = 60 Ω
Total Gate Charge	Q _G		20		nC	I _D = 5.0 A
Gate to Source Charge	Q _{GS}		4.5		nC	V _{DD} = 400 V
Gate to Drain Charge	Q _{GD}		9		nC	V _{GS} = 10 V
Body Diode Forward Voltage	V _{F(S-D)}		1.0		V	I _F = 5.0 A, V _{GS} = 0
Reverse Recovery Time	t _{rr}		270		ns	I _F = 5.0 A, V _{GS} = 0
Reverse Recovery Charge	Q _{rr}		1.0		nC	di/dt = 50 A/μs


Test Circuit 1 Avalanche Capability



Test Circuit 2 Switching Time




Test Circuit 3 Gate Charge




The application circuits and their parameters are for references only and are not intended for use in actual design-in's.

TYPICAL CHARACTERISTICS (T_A = 25 °C)


DERATING FACTOR OF FORWARD BIAS SAFE OPERATING AREA




TOTAL POWER DISSIPATION vs. CASE TEMPERATURE




FORWARD BIAS SAFE OPERATING AREA














DRAIN CURRENT vs. DRAIN TO SOURCE VOLTAGE




DRAIN CURRENT vs. GATE TO SOURCE VOLTAGE








SINGLE AVALANCHE ENERGY vs
STARTING CHANNEL TEMPERATURE



SINGLE AVALANCHE CURRENT vs
INDUCTIVE LOAD



REFERENCE

Document Name	Document No.
NEC semiconductor device reliability/quality control system.	TEI-1202
Quality grade on NEC semiconductor devices.	IEI-1209
Semiconductor device mounting technology manual.	IEI-1207
Semiconductor device package manual.	IEI-1213
Guide to quality assurance for semiconductor devices.	MEI-1202
Semiconductor selection guide.	MF-1134
Power MOS FET features and application switching power supply.	TEA-1034
Application circuits using Power MOS FET.	TEA-1035
Safe operating area of Power MOS FET.	TEA-1037

The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device is actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.