## LT1361/LT1362



### Dual and Quad 50MHz, 800V/µs Op Amps

The LT1361/LT1362 are dual and guad low power high

speed operational amplifiers with outstanding AC and DC

performance. The amplifiers feature much lower supply

current and higher slew rate than devices with comparable

bandwidth. The circuit topology is a voltage feedback

amplifier with matched high impedance inputs and the

slewing performance of a current feedback amplifier. The

high slew rate and single stage design provide excellent

settling characteristics which make the circuit an ideal

choice for data acquisition systems. Each output drives a

 $500\Omega$  load to  $\pm 13V$  with  $\pm 15V$  supplies and a  $150\Omega$  load to

 $\pm 3.2V$  on  $\pm 5V$  supplies. The amplifiers are stable with any

capacitive load making them useful in buffer or cable

The LT1361/LT1362 are members of a family of fast, high

performance amplifiers using this unique topology and employing Linear Technology Corporation's advanced

bipolar complementary processing. For a single amplifier version of the LT1361/LT1362 see the LT1360 data sheet.

For higher bandwidth devices with higher supply currents

see the LT1363 through LT1365 data sheets. For lower

supply current amplifiers see the LT1354 to LT1359 data

sheets. Singles, duals, and guads of each amplifier are

DESCRIPTION

driving applications.

available.

C-Load is a trademark of Linear Technology Corporation


### FEATURES

- 50MHz Gain-Bandwidth
- 800V/µs Slew Rate
- 5mA Maximum Supply Current per Amplifier
- Unity-Gain Stable
- C-Load<sup>™</sup> Op Amp Drives All Capacitive Loads
- 9nV/√Hz Input Noise Voltage
- 1mV Maximum Input Offset Voltage
- 1µA Maximum Input Bias Current
- 250nA Maximum Input Offset Current
- ±13V Minimum Output Swing into 500Ω
- ±3.2V Minimum Output Swing into 150Ω
- 4.5V/mV Minimum DC Gain, R<sub>L</sub>=1k
- 60ns Settling Time to 0.1%, 10V Step
- 0.2% Differential Gain, A<sub>V</sub>=2, R<sub>L</sub>=150Ω
- 0.3° Differential Phase, A<sub>V</sub>=2, R<sub>L</sub>=150Ω
- Specified at ±2.5V, ±5V, and ±15V


# **APPLICATIONS**

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems

# TYPICAL APPLICATION



#### $A_V = -1$ Large-Signal Response



1361/1362 TA02




# **ABSOLUTE MAXIMUM RATINGS**

Total Supply Voltage (V <sup>+</sup> to V <sup>-</sup> )	36V
Differential Input Voltage	±10V
Input Voltage	±V <sub>S</sub>
Output Short-Circuit Duration (Note 1)	Indefinite
Operating Temperature Range	-40°C to 85°C

Specified Temperature Range	−40°C to 85°C
Maximum Junction Temperature (See E	Below)
Plastic Package	150°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

## PACKAGE/ORDER INFORMATION



Consult factory for Industrial and Military grade parts.

## **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY	MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	(Note 2)	±15V		0.3	1.0	mV
			±5V		0.3	1.0	mV
			±2.5V		0.4	1.2	mV
l <sub>os</sub>	Input Offset Current		±2.5V to ±15V		80	250	nA
IB	Input Bias Current		±2.5V to ±15V		0.3	1.0	μA
e <sub>n</sub>	Input Noise Voltage	f = 10kHz	±2.5V to ±15V		9		nV/√Hz
i <sub>n</sub>	Input Noise Current	f = 10kHz	±2.5V to ±15V		0.9		pA/√Hz
R <sub>IN</sub>	Input Resistance	V <sub>CM</sub> = ±12V	±15V	20	50		MΩ
	Input Resistance	Differential	±15V		5		MΩ
CIN	Input Capacitance		±15V		3		pF



## **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY	MIN	TYP	MAX	UNITS
	Input Voltage Range +		±15V	12.0	13.4		V
			±5V	2.5	3.4		V
			±2.5V	0.5	1.1		V
	Input Voltage Range <sup>–</sup>		±15V		-13.2	-12.0	V
			±5V		-3.2	-2.5	V
			±2.5V		-0.9	-0.5	V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 12V$	±15V	86	92		dB
		$V_{CM} = \pm 2.5V$	±5V	79	84		dB
		$V_{CM} = \pm 0.5 V$	±2.5V	68	74		dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = ±2.5V to ±15V		93	105		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V, R_L = 1k$	±15V	4.5	9.0		V/mV
		$V_{0UT} = \pm 10V, R_{L} = 500\Omega$	±15V	3.0	6.5		V/mV
		$V_{OUT} = \pm 2.5V, R_L = 500\Omega$ $V_{OUT} = \pm 2.5V, R_L = 150\Omega$	±5V ±5V	3.0 1.5	6.4 4.2		V/mV V/mV
		$V_{001} = \pm 2.50$ , $R_L = 15022$ $V_{001} = \pm 1V$ , $R_L = 500\Omega$	±2.5V	2.5	4.2 5.2		V/mV
V <sub>OUT</sub>	Output Swing	$R_{L} = 1k, V_{IN} = \pm 40mV$	±15V	13.5	13.9		±V
V001	Output Swing	$R_{L} = 500\Omega, V_{IN} = \pm 40 \text{mV}$	±15V	13.0	13.6		±v ±V
		$R_{L} = 500\Omega$ , $V_{IN} = \pm 40$ mV	±5V	3.5	4.0		±V
		$R_{L} = 150\Omega, V_{IN} = \pm 40 mV$	±5V	3.2	3.8		±V
		$R_{L} = 500\Omega, V_{IN} = \pm 40 mV$	±2.5V	1.3	1.7		±V
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 13V$	±15V	26	34		mA
001		$V_{OUT} = \pm 3.2 V$	±5V	21	29		mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	40	54		mA
SR	Slew Rate	$A_{V} = -2$ , (Note 3)	±15V	600	800		V/µs
on			±5V	250	350		V/µs
	Full Power Bandwidth	10V Peak, (Note 4)	±15V		12.7		MHz
		3V Peak, (Note 4)	±5V		18.6		MHz
GBW	Gain-Bandwidth	f = 200kHz	±15V	35	50		MHz
abn			±5V	25	37		MHz
			±2.5V		32		MHz
t <sub>r</sub> , t <sub>f</sub>	Rise Time, Fall Time	A <sub>V</sub> = 1, 10%-90%, 0.1V	±15V		3.1		ns
., .			±5V		4.3		ns
	Overshoot	$A_{\rm V} = 1, 0.1 \rm V$	±15V		35		%
			±5V		27		%
	Propagation Delay	50% V <sub>IN</sub> to 50% V <sub>OUT</sub> , 0.1V	±15V		5.2		ns
			±5V		6.4		ns
ts	Settling Time	10V Step, 0.1%, A <sub>V</sub> = -1	±15V		60		ns
		10V Step, 0.01%, A <sub>V</sub> = -1	±15V		90		ns
		5V Step, 0.1%, A <sub>V</sub> = −1	±5V		65		ns
	Differential Gain	f = $3.58$ MHz, A <sub>V</sub> = 2, R <sub>L</sub> = $150\Omega$	±15V		0.20		%
			±5V		0.20		%
		$f = 3.58MHz, A_V = 2, R_L = 1k$	±15V		0.04		%
			±5V		0.02		%
	Differential Phase	$f = 3.58MHz, A_V = 2, R_L = 150\Omega$	±15V		0.40		Deg
		f = 3.58MHz, A <sub>V</sub> = 2, R <sub>I</sub> = 1k	±5V   ±15V		0.30 0.07		Deg
		1 = 3.30 M m z, AV = 2, M = 1K	±15V ±5V		0.07		Deg Deg
	Output Pagistance	A			1.4		
R <sub>0</sub>	Output Resistance	$A_V = 1, f = 1MHz$	±15V				Ω
	Channel Separation	$V_{OUT} = \pm 10V, R_L = 500\Omega$	±15V	100	113		dB
ls	Supply Current	Each Amplifier	±15V		4.0	5.0	mA
		Each Amplifier	±5V		3.8	4.8	mA



#### $\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} \quad \texttt{0^{\circ}C} \leq \texttt{T}_{A} \leq \texttt{70^{\circ}C}, \ \texttt{V}_{CM} = \texttt{0V} \ \texttt{unless otherwise noted}.$

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY		MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	(Note 2)	±15V ±5V ±2.5V	•			1.5 1.5 1.7	mV mV mV
	Input V <sub>OS</sub> Drift	(Note 5)	±2.5V to ±15V	•		9	12	μV/°C
l <sub>os</sub>	Input Offset Current		±2.5V to ±15V	•			350	nA
I <sub>B</sub>	Input Bias Current		±2.5V to ±15V	•			1.5	μA
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 12V$ $V_{CM} = \pm 2.5V$ $V_{CM} = \pm 0.5V$	±15V ±5V ±2.5V	•	84 77 66			dB dB dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = ±2.5V to ±15V		•	91			dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$\begin{array}{c} V_{0UT} = \pm 12V, \ R_L = 1k \\ V_{0UT} = \pm 10V, \ R_L = 500\Omega \\ V_{0UT} = \pm 2.5V, \ R_L = 500\Omega \\ V_{0UT} = \pm 2.5V, \ R_L = 150\Omega \\ V_{0UT} = \pm 1V, \ R_L = 500\Omega \end{array}$	±15V ±15V ±5V ±5V ±2.5V	• • • •	3.6 2.4 2.4 1.0 2.0			V/mV V/mV V/mV V/mV V/mV
V <sub>OUT</sub>	Output Swing	$ \begin{array}{l} R_L = 1k,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \\ R_L = 150\Omega,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \end{array} $	±15V ±15V ±5V ±5V ±2.5V	• • •	13.4 12.8 3.4 3.1 1.2			+V +V +V +V +V +V
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 12.8V$ $V_{OUT} = \pm 3.1V$	±15V ±5V	•	25 20			mA mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	•	32			mA
SR	Slew Rate	A <sub>V</sub> = -2, (Note 3)	±15V ±5V	•	475 185			V/μs V/μs
GBW	Gain-Bandwidth	f = 200kHz	±15V ±5V	•	31 22			MHz MHz
	Channel Separation	$V_{OUT} = \pm 10V, R_L = 500\Omega$	±15V	•	98			dB
I <sub>S</sub>	Supply Current	Each Amplifier Each Amplifier	±15V ±5V	•			5.8 5.6	mA mA

# $\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} -40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}, \ V_{CM} = \text{OV} \ \text{unless otherwise noted}. \ (\text{Note 6})$

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>		MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	(Note 2)	±15V	•			2.0	mV
			±5V	•			2.0	mV
			±2.5V	•			2.2	mV
	Input V <sub>OS</sub> Drift	(Note 5)	±2.5V to ±15V	•		9	12	μV/°C
I <sub>OS</sub>	Input Offset Current		±2.5V to ±15V	•			400	nA
I <sub>B</sub>	Input Bias Current		±2.5V to ±15V	•			1.8	μA
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 12V$	±15V	•	84			dB
		$V_{CM} = \pm 2.5V$	±5V	•	77			dB
		$V_{CM} = \pm 0.5 V$	±2.5V	•	66			dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 2.5 V$ to $\pm 15 V$		٠	90			dB



SYMBOL	PARAMETER	CONDITIONS	VSUPPLY		MIN TY	P MAX	UNITS
A <sub>VOL</sub>	Large-Signal Voltage Gain	$\begin{array}{c} V_{0UT} = \pm 12V, \ R_L = 1k \\ V_{0UT} = \pm 10V, \ R_L = 500\Omega \\ V_{0UT} = \pm 2.5V, \ R_L = 500\Omega \\ V_{0UT} = \pm 2.5V, \ R_L = 150\Omega \\ V_{0UT} = \pm 1V, \ R_L = 500\Omega \end{array}$	±15V ±15V ±5V ±5V ±2.5V	• • •	2.5 1.5 1.5 0.6 1.3		V/mV V/mV V/mV V/mV V/mV
V <sub>OUT</sub>	Output Swing	$ \begin{array}{c} R_L = 1k,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \\ R_L = 150\Omega,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \end{array} $	±15V ±15V ±5V ±5V ±2.5V	• • •	13.4 12.0 3.4 3.0 1.2		V± V± V± V± V± V±
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 12.0V$ $V_{OUT} = \pm 3.0V$	±15V ±5V	•	24 20		mA mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	•	30		mA
SR	Slew Rate	A <sub>V</sub> = -2, (Note 3)	±15V ±5V	•	450 175		V/µs V/µs
GBW	Gain-Bandwidth	f = 200kHz	±15V ±5V	•	30 20		MHz MHz
	Channel Separation	$V_{OUT} = \pm 10V, R_L = 500\Omega$	±15V	•	98		dB
I <sub>S</sub>	Supply Current	Each Amplifier Each Amplifier	±15V ±5V	•		6.0 5.8	mA mA

#### **ELECTRICAL CHARACTERISTICS** $-40^{\circ}C \le T_A \le 85^{\circ}C$ , $V_{CM} = 0V$ unless otherwise noted. (Note 6)

The ● denotes specifications that apply over the full operating temperature range.

Note 4: Full power bandwidth is calculated from the slew rate measurement: FPBW =  $SR/2\pi V_P$ .


**Note 1:** A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely. **Note 2:** Input offset voltage is pulse tested and is exclusive of warm-up drift.


**Note 3:** Slew rate is measured between  $\pm 10V$  on the output with  $\pm 6V$  input for  $\pm 15V$  supplies and  $\pm 1V$  on the output with  $\pm 1.75V$  input for  $\pm 5V$  supplies.

**Note 5:** This parameter is not 100% tested. **Note 6:** The LT1361/LT1362 are not tested and are not quality-assurance


sampled at  $-40^{\circ}$ C and at 85°C. These specifications are guaranteed by design, correlation, and/or inference from 0°C, 25°C, and/or 70°C tests.

# **TYPICAL PERFORMANCE CHARACTERISTICS**







#### Input Bias Current vs Input Common-Mode Voltage





























Undistorted Output Swing vs Frequency (±15V)









Slew Rate vs Input Level 2000 T<sub>A</sub> = 25°C 1800  $V_{S} = \pm 15V$ 1600  $A_V = -1$  $R_F = R_G = 1k$ 1400 1400 1200 STEM BATE (V/hs) 800 600 SR++SR-SR 2 400 200 0 2 4 6 8 10 12 14 16 0 18 20 INPUT LEVEL (VP-P) 1361/1362 G24

Undistorted Output Swing vs Frequency (±5V)




OUTPUT VOLTAGE (VP-P)

**Capacitive Load Handling** 







## **APPLICATIONS INFORMATION**

#### Layout and Passive Components

The LT1361/LT1362 amplifiers are easy to use and tolerant of less than ideal layouts. For maximum performance (for example, fast 0.01% settling) use a ground plane, short lead lengths, and RF-quality bypass capacitors (0.01 $\mu$ F to 0.1 $\mu$ F). For high drive current applications use low ESR bypass capacitors (1 $\mu$ F to 10 $\mu$ F tantalum). The parallel combination of the feedback resistor and gain setting resistor on the inverting input combine with the input capacitance to form a pole which can cause peaking or oscillations. If feedback resistors greater than 5k $\Omega$  are used, a parallel capacitor of value

 $C_F > R_G \ x \ C_{IN}/R_F$ 

should be used to cancel the input pole and optimize dynamic performance. For unity-gain applications where

a large feedback resistor is used,  $C_{\text{F}}$  should be greater than or equal to  $C_{\text{IN}}.$ 

#### **Input Considerations**

Each of the LT1361/LT1362 amplifier inputs is the base of an NPN and PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input current can be positive or negative. The offset current does not depend on beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized. The inputs can withstand differential input voltages of up to 10V without damage and need no clamping or source resistance for protection.



# **APPLICATIONS INFORMATION**

#### **Capacitive Loading**

The LT1361/LT1362 are stable with any capacitive load. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response as shown in the typical performance curves. The photo of the small signal response with 500pF load shows 60% peaking. The large signal response shows the output slew rate being limited to 5V/ $\mu$ s by the short-circuit current. Coaxial cable can be driven directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable (i.e., 75 $\Omega$ ) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground.

#### **Circuit Operation**

The LT1361/LT1362 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the simplified schematic. The inputs are buffered by complementary NPN and PNP emitter followers which drive a 500 $\Omega$  resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node. Complementary followers form an output stage which buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 10V output step in a gain of 10 has only a 1V input step, whereas the same output step in unity gain has a 10 times greater input step. The curve of Slew Rate vs Input Level illustrates this relationship. The LT1361/LT1362 are tested for slew rate in a gain of -2 so higher slew rates can be expected in gains of 1 and -1, and lower slew rates in higher gain configurations.

The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When driving a capacitive load (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier which improves the phase margin by moving the unity gain frequency away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that even for very large load capacitances, the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.

#### **Power Dissipation**

The LT1361/LT1362 combine high speed and large output drive in small packages. Because of the wide supply voltage range, it is possible to exceed the maximum junction temperature under certain conditions. Maximum junction temperature ( $T_J$ ) is calculated from the ambient temperature ( $T_A$ ) and power dissipation ( $P_D$ ) as follows:

LT1361CN8:	$T_{J} = T_{A} + (P_{D} \times 130^{\circ}C/W)$
LT1361CS8:	$T_{J} = T_{A} + (P_{D} \times 190^{\circ}C/W)$
LT1362CN:	$T_{J} = T_{A} + (P_{D} \times 110^{\circ}C/W)$
LT1362CS:	$T_{J} = T_{A} + (P_{D} \times 150^{\circ}C/W)$

Worst case power dissipation occurs at the maximum supply current and when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than 1/2 supply voltage). For each amplifier P<sub>DMAX</sub> is:

 $\mathsf{P}_{\mathsf{DMAX}} = (\mathsf{V}^+ - \mathsf{V}^-)(\mathsf{I}_{\mathsf{SMAX}}) + (\mathsf{V}^+/2)^2/\mathsf{R}_\mathsf{L}$ 


Example: LT1362 in S16 at 70°C, V\_S =  $\pm$ 5V, R<sub>L</sub> = 100 $\Omega$ 

 $P_{DMAX} = (10V)(5.6mA) + (2.5V)^2/100\Omega = 119mW$ 

 $T_{JMAX} = 70^{\circ}C + (4 \times 119 mW)(150^{\circ}C/W) = 141^{\circ}C$ 




#### **TYPICAL APPLICATIONS**




#### Two Op Amp Instrumentation Amplifier






#### SIMPLIFIED SCHEMATIC






#### PACKAGE DESCRIPTION

Dimension in inches (millimeters) unless otherwise noted.






0.189 - 0.197\*


#### **S8** Package 8-Lead Plastic SOIC


N8 Package 8-Lead Plastic DIP




MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 INCH (0.15mm).

#### N Package 14-Lead Plastic DIP





S Package **16-Lead Plastic SOIC** 



Linear Technology Corporation 2 1630 McCarthy Blvd., Milpitas, CA 95035-7487 (408) 432-1900 • FAX: (408) 434-0507 • TELEX: 499-3977

LT/GP 0494 10K • PRINTED IN USA TE © LINEAR TECHNOLOGY CORPORATION