


# 3.3V 1K/4K/16K x36 x2 Bidirectional Synchronous FIFO w/ Bus Matching

#### **Features**

- 3.3V high-speed, low-power, bidirectional, First-In First-Out (FIFO) memories w/ bus matching capabilities
- 1Kx36x2 (CY7C43644AV)
- 4Kx36x2 (CY7C43664AV)
- 16Kx36x2 (CY7C43684AV)
- 0.25-micron CMOS for optimum speed/power
- High-speed 133-MHz operation (7.5-ns read/write cycle times)
- Low power
  - -I<sub>CC</sub>= 60 mA
  - I<sub>SB</sub>= 12 mA


- Fully asynchronous and simultaneous read and write operation permitted
- Mailbox bypass register for each FIFO
- Parallel and Serial Programmable Almost Full and Almost Empty flags
- · Retransmit function
- Standard or FWFT mode user selectable
- Partial Reset
- . Big or Little Endian format for word or byte bus sizes
- 128-Pin TQFP packaging
- 3.3V pin-compatible, feature enhanced, density upgrade to IDT723624/34/44 family
- · Easily expandable in width and depth





## **Pin Configuration**

#### TQFP Top View





## **Functional Description**

The CY7C436X4AV is a monolithic, high-speed, low-power, CMOS Bidirectional Synchronous (clocked) FIFO memory which supports clock frequencies up to 133 MHz and has read access times as fast as 6 ns. Two independent 1K/4K/16K x 36 dual-port SRAM FIFOs on board each chip buffer data in opposite directions. FIFO data on Port B can be input and output in 36-bit, 18-bit, or 9-bit formats with a choice of Big or Little Endian configurations.

The CY7C436X4AV is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

Communication between each port may bypass the FIFOs via two mailbox registers. The mailbox registers' width matches the selected Port B bus width. Each mailbox register has a flag (MBF1 and MBF2) to signal when new mail has been stored.

Two kinds of reset are available on the CY7C436X4AV: Master Reset and Partial Reset. Master Reset initializes the read and write pointers to the first location of the memory array, configures the FIFO for Big or Little Endian byte arrangement and selects serial flag programming, parallel flag programming, or one of the three possible default flag offset settings, 8, 16, or 64. Each FIFO has its own independent Master Reset pin, MRS1 and MRS2.

Partial Reset also sets the read and write pointers to the first location of the memory. Unlike Master Reset, any settings existing prior to Partial Reset (i.e., programming method and partial flag default offsets) are retained. Partial Reset is useful since it permits flushing of the FIFO memory without changing any configuration settings. Each FIFO has its own, independent Partial Reset pin, PRS1 and PRS2.

The CY7C436X4AV have two modes of operation: In the CY Standard mode, the first word written to an empty FIFO is deposited into the memory array. A read operation is required to access that word (along with all other words residing in memory). In the First-Word Fall-Through mode (FWFT), the first

long-word (36-bit wide) written to an empty FIFO appears automatically on the outputs, no read operation required (nevertheless, accessing subsequent words does necessitate a formal read request). The state of the BE/FWFT pin during FIFO operation determines the mode in use.

Each FIFO has a combined Empty/Output Ready flag (EFA/ORA and EFB/ORB) and a combined Full/Input Ready flag (FFA/IRA and FFB/IRB). The EF and FF functions are selected in the CY Standard mode. EF indicates whether the memory is full or not. The IR and OR functions are selected in the First-Word Fall-Through mode. IR indicates whether or not the FIFO has available memory locations. OR shows whether the FIFO has data available for reading or not. It marks the presence of valid data on the outputs.

Each FIFO has a programmable Almost Empty flag (AEA and AEB) and a programmable Almost Full flag (AFA and AFB). AEA and AEB indicate when a selected number of words written to FIFO memory achieve a predetermined "almost empty state." AFA and AFB indicate when a selected number of words written to the memory achieve a predetermined "almost full state."

IRA, IRB, AFA, and AFB are synchronized to the port clock that writes data into its array. ORA, ORB, AEA, and AEB are synchronized to the port clock that reads data from its array. Programmable offset for AEA, AEB, AFA, and AFB are loaded in parallel using Port A or in serial via the SD input. Three default offset settings are also provided. The AEA and AEB threshold can be set at 8, 16, or 64 locations from the empty boundary and AFA and AFB threshold can be set at 8, 16, or 64 locations from the full boundary. All these choices are made using the FSO and FS1 inputs during Master Reset.

Two or more devices may be used in parallel to create wider data paths. If at any time the FIFO is not actively performing a function, the chip will automatically power down. During the power down state, supply current consumption (I<sub>CC</sub>) is at a minimum. Initiating any operation (by activating control inputs) will immediately take the device out of the Power Down state.

A Retransmit feature is available on these devices.

The CY7C436X4AV are characterized for operation from 0°C to 70°C. Input ESD protection is greater than 2001V, and latchup is prevented by the use of guard rings.

#### **Selection Guide**

		CY7C43644/64/84AV -7	CY7C43644/64/84AV -10	CY7C43644/64/84AV -15				
Maximum Frequency (MHz	num Frequency (MHz)		num Frequency (MHz)		ım Frequency (MHz)		100	66.7
Maximum Access Time (ns	)	6	8	10				
Minimum Cycle Time (ns)		7.5 10		15				
Minimum Data or Enable S	et-Up (ns)	3	4	5				
Minimum Data or Enable H	n Data or Enable Hold (ns)		um Data or Enable Hold (ns)		0	0		
Maximum Flag Delay (ns)		6	8	10				
Active Power Supply	Commercial	60	60	60				
Current (I <sub>CC1</sub> ) (mA)	Industrial			60				

	CY7C43644AV	CY7C43664AV	CY7C43684AV
Density	1K x 36 x2	4K x 36 x2	16K x 36 x2
Package	128 TQFP	128 TQFP	128 TQFP





## **Pin Definitions**

Signal Name	Description	I/O	O Function		
A <sub>0-35</sub>	Port A Data	I/O	36-bit bidirectional data port for side A.		
ĀĒĀ	Port A Almost Empty Flag	0	Programmable Almost Empty flag synchronized to CLKA. It is LOW when the number of words in FIFO2 is less than or equal to the value in the Almost Empty A offset register, X2.		
ĀĒB	Port B Almost Empty Flag	0	Programmable Almost Empty flag synchronized to CLKB. It is LOW when the number of words in FIFO1 is less than or equal to the value in the Almost Empty B offset register, X1.		
AFA	Port A Almost Full Flag	0	Programmable Almost Full flag synchronized to CLKA. It is LOW when the number of empty locations in FIFO1 is less than or equal to the value in the Almost Full A offset register, Y1.		
ĀFB	Port B Almost Full Flag	0	Programmable Almost Full flag synchronized to CLKB. It is LOW when the number of empty locations in FIFO2 is less than or equal to the value in the Almost Full B offset register, Y2.		
B <sub>0-35</sub>	Port B Data	I/O	36-bit bidirectional data port for side B.		
BE/FWFT	Big Endian/ First-Word Fall- Through Select	I	This is a dual-purpose pin. During Master Reset, a HIGH on BE will select Big Endian operation. In this case, depending on the bus size, the most significant byte or word on Port A is read from Port B first (A-to-B data flow) or written to Port B first (B-to-A data flow). A LOW on BE will select Little Endian operation. In this case, the least significant byte or word on Port A is read from Port B first (for A-to-B data flow) or written to Port B first (B-to-A data flow). After Master Reset, this pin selects the timing mode. A HIGH on FWFT selects CY Standard mode, a LOW selects First-Word Fall-Through mode. Once the timing mode has been selected, the level on FWFT must be static throughout device operation.		
ВМ	Bus Match Select (Port A)	I	A HIGH on this pin enables either byte or word bus width on Port B, depending on the state of SIZE. A LOW selects long word operation. BM works with SIZE and BE to select the bus size and endian arrangement for Port B. The level of BM must be static throughout device operation.		
CLKA	Port A Clock	I	CLKA is a continuous clock that synchronizes all data transfers through Port A and can be asynchronous or coincident to CLKB. FFA/IRA, EFA/ORA, AFA, and AEA are all synchronized to the LOW-to-HIGH transition of CLKA.		
CLKB	Port B Clock	I	CLKB is a continuous clock that synchronizes all data transfers through Port B and can be asynchronous or coincident to CLKA. FFB/IRB, EFB/ORB, AFB, and AEB are all synchronized to the LOW-to-HIGH transition of CLKB.		
CSA	Port A Chip Select	I	$\overline{\text{CSA}}$ must be LOW to enable a LOW-to HIGH transition of CLKA to read or write on Port A. The A <sub>0-35</sub> outputs are in the high-impedance state when $\overline{\text{CSA}}$ is HIGH.		
CSB	Port B Chip Select	I	$\overline{\text{CSB}}$ must be LOW to enable a LOW-to HIGH transition of CLKB to read or write on Port B. The B <sub>0-35</sub> outputs are in the high-impedance state when $\overline{\text{CSB}}$ is HIGH.		
EFA/ORA	Port A Empty/ Output Ready Flag	0	This is a dual-function pin. In the CY Standard mode, the $\overline{\text{EFA}}$ function is selected. $\overline{\text{EFA}}$ indicates whether or not the FIFO2 memory is empty. In the FWFT mode, the ORA function is selected. ORA indicates the presence of valid data on $A_{0-35}$ outputs, available for reading. $\overline{\text{EFA}}/\text{ORA}$ is synchronized to the LOW-to-HIGH transition of CLKA.		
EFB/ORB	Port B Empty/ Output Ready Flag	0	This is a dual-function pin. In the CY Standard mode, the $\overline{\text{EFB}}$ function is selected. $\overline{\text{EFB}}$ indicates whether or not the FIFO1 memory is empty. In the FWFT mode, the ORB function is selected. ORB indicates the presence of valid data on B <sub>0-35</sub> outputs, available for reading. $\overline{\text{EFB}}/\text{ORB}$ is synchronized to the LOW-to-HIGH transition of CLKB.		
ENA	Port A Enable	I	ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on Port A.		
ENB	Port B Enable	I	ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on Port B.		
FFA/IRA	Port A Full/Input Ready Flag	Ο	This is a dual-function pin. In the CY Standard mode, the FFA function is selected. FFA indicates whether or not the FIFO1 memory is full. In the FWFT mode, the IRA function is selected. IRA indicates whether or not there is space available for writing to the FIFO1 memory. FFA/IRA is synchronized to the LOW-to-HIGH transition of CLKA.		



## Pin Definitions (continued)

Signal Name	Description	I/O	Function	
FFB/IRB	Port B Full/Input Ready Flag	0	This is a dual-function pin. In the CY Standard mode, the FFB function is selected. FFB indicates whether or not the FIFO2 memory is full. In the FWFT mode, the IRB function is selected. IRB indicates whether or not there is space available for writing to the FIFO2 memory. FFB/IRB is synchronized to the LOW-to-HIGH transition of CLKB.	
FS1/SEN	Flag Offset Select 1/Serial Enable	I	FS1/SEN and FS0/SD are dual-purpose inputs used for flag offset register programming. During Master Reset, FS1/SEN and FS0/SD, together with SPM, select the flag offset programming method. Three offset register programming methods are available:	
FS0/SD	Flag Offset Select 0/Serial Data	I	automatically load one of three preset values (8, 16, or 64), parallel load from Port A, and serial load. When serial load is selected for flag offset register programming, FS1/SEN is used as an enable synchronous to the LOW-to-HIGH transition of CLKA. When FS1/SEN is LOW, a rising edge on CLKA loads the bit present on FS0/SD into the X and Y registers. The number of bit writes required to program the offset registers is 40 for the CY7C43644AV, 48 for the CY7C43664AV, and 56 for the CY7C43684AV. The first bit write stores the Y-register MSB and the last bit write stores the X-register LSB.	
МВА	Port A Mailbox Select	I	A HIGH level on MBA chooses a mailbox register for a Port A read or write operation. When the $A_{0-35}$ outputs are active, a HIGH level on MBA selects data from the Mail2 register for output and a LOW level selects FIFO2 output register data for output.	
MBB	Port B Mailbox Select	I	A HIGH level on MBB chooses a mailbox register for a Port B read or write operation. When the $B_{0-35}$ outputs are active, a HIGH level on MBB selects data from the Mail1 register for output and a LOW level selects FIFO1 output register data for output.	
MBF1	Mail1 Register Flag	0	MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the M register. Writes to the Mail1 register are inhibited while MBF1 is LOW. MBF1 is s HIGH by a LOW-to-HIGH transition of CLKB when a Port B read is selected and M is HIGH. MBF1 is set HIGH following either a Master or Partial Reset of FIFO1.	
MBF2	Mail2 Register Flag	0	MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the Mail2 register. Writes to the Mail2 register are inhibited while MBF2 is LOW. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a Port A read is selected and MBA is HIGH. MBF2 is set HIGH following either a Master or Partial Reset of FIFO2.	
MRS1	FIFO1 Master Reset	I	A LOW on this pin initializes the FIFO1 read and write pointers to the first location of memory and sets the Port B output register to all zeroes. A LOW pulse on MRS1 selects the programming method (serial or parallel) and one of three programmable flag default offsets for FIFO1. It also configures Port B for bus size and endian arrangement. Four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while MRS1 is LOW.	
MRS2	FIFO2 Master Reset	I	A LOW on this pin initializes the FIFO2 read and write pointers to the first location of memory and sets the Port A output register to all zeroes. A LOW pulse on MRS2 selects one of three programmable flag default offsets for FIFO2. Four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while MRS2 is LOW.	
PRS1	FIFO1 Partial Reset	I	A LOW on this pin initializes the FIFO1 read and write pointers to the first location of memory and sets the Port B output register to all zeroes. During Partial Reset, the currently selected bus size, endian arrangement, programming method (serial or parallel), and programmable flag settings are all retained.	
PRS2	FIFO2 Partial Reset	I	A LOW on this pin initializes the FIFO2 read and write pointers to the first location of memory and sets the Port A output register to all zeroes. During Partial Reset, the currently selected bus size, endian arrangement, programming method (serial or parallel), and programmable flag settings are all retained.	
RT1	Retransmit FIFO1	I	A LOW strobe on this pin will retransmit data on FIFO1 from the location of the write pointer at the last Partial or Master reset.	
RT2	Retransmit FIFO2	I	A LOW strobe on this pin will retransmit data on FIFO2 from the location of the write pointer at the last Partial or Master reset.	
SIZE	Bus Size Select	I	A HIGH on this pin when BM is HIGH selects byte bus (9-bit) size on Port B. A LOW on this pin when BM is HIGH selects word (18-bit) bus size. SIZE works with BM and BE to select the bus size and endian arrangement for Port B. The level of SIZE must be static throughout device operation.	



## Pin Definitions (continued)

Signal Name	Description	I/O	Function
SPM	Serial Programming	I	A LOW on this pin selects serial programming of partial flag offsets. A HIGH on this pin selects parallel programming or default offsets (8, 16, or 64).
W/RA	Port A Write/ Read Select	I	A HIGH selects a write operation and a LOW selects a read operation on Port A for a LOW-to-HIGH transition of CLKA. The $A_{0-35}$ outputs are in the high-impedance state when W/RA is HIGH.
W/RB	Port B Write/ Read Select	I	A LOW selects a write operation and a HIGH selects a read operation on Port B for a LOW-to-HIGH transition of CLKB. The B $_{0-35}$ outputs are in the high-impedance state when $\overline{\mathrm{W}}/\mathrm{RB}$ is LOW.

## Maximum Ratings<sup>[1]</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....-65°C to +150°C Ambient Temperature with

Power Applied ...... -55°C to +125°C Supply Voltage to Ground Potential ...... -0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State  $^{[2]}$  ......-0.5V to  $\rm V_{CC} + 0.5V$ DC Input Voltage  $^{[2]}$ .....-0.5V to  $^{V}$ CC+0.5V

Output Current into Outputs (LOW) ......20 mA

Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	<b>V</b> cc <sup>[3]</sup>
Commercial	0°C to +70°C	3.3V ± 10%
Industrial	-40°C to +85°C	3.3V ± 10%

#### **Electrical Characteristics** Over the Operating Range

				CY7C4364		
Parameter	Description	Description Test Conditions		Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = 3.0V,$ $I_{OH} = -2.0 \text{ mA}$		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = 3.0V,$ $I_{OL} = 8.0 \text{ mA}$			0.5	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage			-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = Max.		-10	+10	μΑ
I <sub>OZL</sub> I <sub>OZH</sub>	Output OFF, High Z Current	V <sub>SS</sub> < V <sub>O</sub> < V <sub>CC</sub>		-10	+10	μА
I <sub>CC1</sub> <sup>[4]</sup>	Active Power Supply		Com'l		60	mA
	Current		Ind		60	mA
I <sub>SB</sub> <sup>[5]</sup>	Average Standby		Com'l		12	mA
	Current		Ind		12	mA


## Capacitance<sup>[6]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1 \text{ MHz}$ ,	4	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$	8	pF

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-
- maximum-rated conditions for extended periods may affect device reliability. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed. Operating  $V_{CC}$  Range for -7 speed is 3.3V  $\pm$  5%.
- Input signals switch from 0V to 3V with a rise/fall time of less than 3 ns, clocks and clock enables switch at 20 MHz, while data inputs switch at 10 MHz. Outputs are unloaded. All inputs =  $V_{CC} - 0.2V$ , except RCLK and WCLK (which are at frequency = 0 MHz). All outputs are unloaded.
- 5.
- Tested initially and after any design or process changes that may affect these parameters.





## AC Test Loads and Waveforms (-10 & -15)





## **AC Test Loads and Waveforms (-7)**





## Switching Characteristics Over the Operating Range

		64/8	43644/ 34AV -7	64/8	43644/ 84AV 10	CY7C43644/ 64/84AV -15			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
f <sub>S</sub>	Clock Frequency, CLKA or CLKB		133		100		67	MHz	
t <sub>CLK</sub>	Clock Cycle Time, CLKA or CLKB	7.5		10		15		ns	
t <sub>CLKH</sub>	Pulse Duration, CLKA or CLKB HIGH	3.5		4		6		ns	
t <sub>CLKL</sub>	Pulse Duration, CLKA or CLKB LOW	3.5		4		6		ns	
t <sub>DS</sub>	Set-Up Time, $A_{0-35}$ before CLKA $\!\!\!\uparrow$ and $B_{0-35}$ before CLKB $\!\!\!\uparrow$	3		4		5		ns	
t <sub>ENS</sub>	Set-Up Time, CSA, W/RA, ENA, and MBA before CLKA <sup>↑</sup> ; CSB, W/RB, ENB, and MBB before CLKB <sup>↑</sup>	3		4		5		ns	
t <sub>RSTS</sub>	Set-Up Time, MRS1, MRS2, PRS1, or PRS2 LOW before CLKA↑ or CLKB↑[7]	2.5		4		5		ns	
t <sub>FSS</sub>	Set-Up Time, FS0 and FS1 before MRS1 and MRS2 HIGH	5		7		7.5		ns	
t <sub>BES</sub>	Set-Up Time, BE/FWFT before MRS1 and MRS2 HIGH	5		7		7.5		ns	
t <sub>SPMS</sub>	Set-Up Time, SPM before MRS1 and MRS2 HIGH	5		7		7.5		ns	
t <sub>SDS</sub>	Set-Up Time, FS0/SD before CLKA↑	3		4		5		ns	
t <sub>SENS</sub>	Set-Up Time, FS1/SEN before CLKA↑	3		4		5		ns	
t <sub>FWS</sub>	Set-Up Time, BE/FWFT before CLKA↑	0		0		0		ns	
t <sub>DH</sub>	Hold Time, $\rm A_{0-35}$ after CLKA $\uparrow$ and $\rm B_{0-35}$ after CLKB $\uparrow$	0		0		0		ns	
t <sub>ENH</sub>	Hold Time, CSA, W/RA, ENA, and MBA after CLKA↑; CSB, W/RB, ENB, and MBB after CLKB↑	1		2		0		ns	

<sup>7.</sup> Requirement to count the clock edge as one of at least four needed to reset a FIFO.



## Switching Characteristics Over the Operating Range (continued)

		64/8	43644/ 34AV -7	64/8	43644/ 84AV 10	CY7C 64/8		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
<sup>t</sup> RSTH	Hold Time, MRS1, MRS2, PRS1, or PRS2 LOW after CLKA↑ or CLKB↑[7]	1		1		4		ns
t <sub>FSH</sub>	Hold Time, FS0 and FS1 after MRS1 and MRS2 HIGH	1		1		2		ns
t <sub>BEH</sub>	Hold Time, BE/FWFT after MRS1 and MRS2 HIGH	0		0		2		ns
t <sub>SPMH</sub>	Hold Time, SPM after MRS1 and MRS2 HIGH	0		0		2		ns
t <sub>SDH</sub>	Hold Time, FS0/SD after CLKA↑	0		1		0		ns
t <sub>SENH</sub>	Hold Time, FS1/SEN after CLKA↑	5		5		0		ns
t <sub>SPH</sub>	Hold Time, FS1/SEN HIGH after MRS1 and MRS2 HIGH	2		2		2		ns
t <sub>SKEW1</sub> [8]	Skew Time between CLKA <sup>↑</sup> and CLKB <sup>↑</sup> for EFA/ORA, EFB/ORB, FFA/IRA, and FFB/IRB	7.5		7.5		7.5		ns
t <sub>SKEW2</sub> [8]	Skew Time between CLKA↑ and CLKB↑ for AEA, AEB, AFA, AFB	7		8		12		ns
t <sub>A</sub>	Access Time, CLKA↑ to A <sub>0-35</sub> and CLKB↑ to B <sub>0-35</sub>	1	6	1	8	3	10	ns
t <sub>WFF</sub>	Propagation Delay Time, CLKA↑ to FFA/IRA and CLKB↑ to FFB/IRB	1	6	1	8	2	10	ns
t <sub>REF</sub>	Propagation Delay Time, CLKA↑ to EFA/ORA and CLKB↑ to EFB/ORB	1	6	1	8	1	10	ns
t <sub>PAE</sub>	Propagation Delay Time, CLKA↑ to AEA and CLKB↑ to AEB	1	6	1	8	1	10	ns
t <sub>PAF</sub>	Propagation Delay Time, CLKA to AFA and CLKB to AFB	1	6	1	8	1	10	ns
t <sub>PMF</sub>	Propagation Delay Time, CLKA↑ to MBF1 LOW or MBF2 HIGH and CLKB↑ to MBF2 LOW or MBF1 HIGH	0	6	0	8	0	10	ns
t <sub>PMR</sub>	Propagation Delay Time, CLKA $\uparrow$ to B <sub>0-35</sub> [9] and CLKB $\uparrow$ to A <sub>0-35</sub> [10]	1	7	2	11	3	12	ns
t <sub>MDV</sub>	Propagation Delay Time, MBA to A <sub>0-35</sub> Valid and MBB to B <sub>0-35</sub> Valid	1	6	2	9	3	11	ns
t <sub>RSF</sub>	Propagation Delay Time, MRS1 or PRS1 LOW to AEB LOW, AFA HIGH, FFA / IRA LOW, EFB /ORB LOW and MBF1 HIGH and MRS2 or PRS2 LOW to AEA LOW, AFB HIGH, FFB / IRB LOW, EFA /ORA LOW and MBF2 HIGH	1	6	1	10	1	15	ns
t <sub>EN</sub>	Enable Time, CSA or W/RA LOW to A <sub>0-35</sub> Active and CSB LOW and W/RB HIGH to B <sub>0-35</sub> Active	1	5	2	8	2	10	ns
t <sub>DIS</sub>	Disable Time, $\overline{\text{CSA}}$ or W/ $\overline{\text{RA}}$ HIGH to A <sub>0-35</sub> at High Impedance and $\overline{\text{CSB}}$ HIGH or $\overline{\text{W}}/\text{RB}$ LOW to B <sub>0-35</sub> at High Impedance	1	5	1	6	1	8	ns
t <sub>PRT</sub>	Retransmit pulse Width	60		60		60		ns
t <sub>RTR</sub>	Retransmit Recovery Time	90		90		90		ns

<sup>8.</sup> Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between the CLKA cycle and the CLKB

cycle.


9. Writing data to the Mail1 register when the B<sub>0-35</sub> outputs are active and MBB is HIGH.

10. Writing data to the Mail2 register when the A<sub>0-35</sub> outputs are active and MBA is HIGH.



## **Switching Waveforms**

FIFO1 Master Reset Loading X1 and Y1 with a Preset Value of Eight  $^{[11,\ 12]}$ 




#### Notes:


Master Reset is performed in the same manner for FIFO2 to load X2 and Y2 with a preset value.
 PRS1 must be HIGH during Master Reset.



## FIFO1 Partial Reset (CY Standard and FWFT Modes)<sup>[13, 14]</sup>




#### Parallel Programming of the Almost-Full Flag and Almost-Empty Flag Offset Values after Reset (CY Standard and FWFT Modes) [15]




- Partial Reset is performed in the same manner for FIFO2.
   MRS1 must be HIGH during Partial Reset.
   CSA=LOW, W/RA=HIGH, MBA=LOW. It is not necessary to program offset register on consecutive clock cycles.
   t<sub>SKEW1</sub> is the minimum time between the rising CLKA edge and a rising CLKB for FFB/IRB to transition HIGH in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than t<sub>SKEW1</sub>, then FFB/IRB may transition HIGH one cycle later than shown.



## Serial Programming of the Almost-Full Flag and Almost-Empty Flag Offset Values (CY Standard and FWFT Modes) [17]




#### Port A Write Cycle Timing for FIFO1 (CY Standard and FWFT Modes)




- It is not necessary to program offset register bits on consecutive clock cycles. FIFO write attempts are ignored until IRA is set HIGH.
   Programmable offsets are written serially to the SD input in the order AFA offset (Y1), AEB offset (X1), AFB offset (Y2), and AEA offset (X2).
   Written to FIFO1.



## Port B Long-Word Write Cycle Timing for FIFO2 (CY Standard and FWFT Modes)



## Port B Word Write Cycle Timing for FIFO2 (CY Standard and FWFT Modes)




Note:


20. Written to FIFO2.



## Port B Byte Write Cycle Timing for FIFO2 (CY Standard and FWFT Modes)



## Port B Long-Word Read Cycle Timing for FIFO1 (CY Standard and FWFT Modes)




## Note:


21. Read From FIFO1.



## Port B Word Read Cycle Timing for FIFO1 (CY Standard and FWFT Modes)<sup>[22]</sup>




## Port B Byte Read Cycle Timing for FIFO1 (CY Standard and FWFT Modes)<sup>[23]</sup>



- Unused word B<sub>18-35</sub> contains all zeroes for word-size reads.
   Unused bytes B<sub>9-17</sub>, B<sub>18-26</sub>, and B<sub>27-35</sub> contain all zeroes for byte-size reads.



## Port A Read Cycle Timing for FIFO2 (CY Standard and FWFT Modes)




#### Note:

24. Read From FIFO2.




## ORB Flag Timing and First Data Word Fall Through when FIFO1 is Empty (FWFT Mode)<sup>[25]</sup>



 <sup>25.</sup> If Port B size is word or byte, EFB is set LOW by the last word or byte read from FIFO1, respectively.
 26. t<sub>SKEW1</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition HIGH and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>SKEW1</sub>, then the transition of ORB HIGH and load of the first word to the output register may occur one CLKB cycle later than shown.






<sup>27.</sup> t<sub>SKEW1</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for EFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>SKEW1</sub>, then the transition of EFB HIGH may occur one CLKB cycle later than shown.



## ORA Flag Timing and First Data Word Fall Through when FIFO2 is Empty (FWFT Mode)<sup>[28]</sup>




<sup>28.</sup> If Port B size is word or byte, t<sub>SKEW1</sub> is referenced to the rising CLKB edge that writes the last word or byte of the long word, respectively.

29. t<sub>SKEW1</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition HIGH and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>SKEW1</sub>, then the transition of ORA HIGH and load of the first word to the output register may occur one CLKA cycle later than shown.




EFA Flag Timing and First Data Read when FIFO2 is Empty (CY Standard Mode) [28]



t<sub>SKEW1</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for EFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>SKEW1</sub>, then the transition of EFA HIGH may occur one CLKA cycle later than shown.




## IRA Flag Timing and First Available Write when FIFO1 is Full (FWFT Mode) $^{[28]}$



<sup>31.</sup> t<sub>SKEW1</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>SKEW1</sub>, then IRA may transition HIGH one CLKA cycle later than shown.




FFA Flag Timing and First Available Write when FIFO1 is Full (CY Standard Mode) [28]



<sup>32.</sup> t<sub>SKEW1</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for FFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>SKEW1</sub>, then the transition of FFA HIGH may occur one CLKA cycle later than shown.




## IRB Flag Timing and First Available Write when FIFO2 is Full (FWFT Mode) [33]



If Port B size is word or byte, IRB is set LOW by the last word or byte write of the long-word, respectively.

t<sub>SKEW1</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>SKEW1</sub>, then the transition of IRB HIGH may occur one CLKB cycle later than shown.






If Port B size is word or byte, FFB is set LOW by the last word or byte write of the long-word, respectively.


t<sub>SKEW1</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for FFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>SKEW1</sub>, then the transition of FFB HIGH may occur one CLKB cycle later than shown. 35. 36.



## Timing for $\overline{\text{AEB}}$ when FIFO2 is Almost Empty (CY Standard and FWFT Modes) $^{[37,\,38]}$




## Timing for $\overline{\text{AEA}}$ when FIFO2 is Almost Empty (CY Standard and FWFT Modes) [40, 41]




- 37. FIFO1 Write (CSA = LOW, W/RA = LOW, MBA = LOW), FIFO1 read (CSB = LOW, W/RB = HIGH, MBB = LOW). Data in the FIFO1 output register has been read from the FIFO.
- If Port B size is word or byte,  $\overline{AEB}$  is set LOW by the last word or byte read from FIFO1, respectively. If Skewy is the minimum time between a rising CLKA edge and a rising CLKB edge for  $\overline{AEB}$  to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than taken and transition HIGH one CLKB cycle later than shown. FIFO2 Write (CSB = LOW, W/RB = LOW, MBB = LOW), FIFO2 read (CSA = LOW, W/RA = LOW, MBA = LOW). Data in the FIFO2 output register has been and to the FIFO3.
- read from the FIFO.
- If Port B size is word or byte, t<sub>SKEW2</sub> is referenced to the rising CLKB edge that writes the last word or byte of the long-word, respectively. t<sub>SKEW2</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for AEA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>SKEW2</sub>, then AEA may transition HIGH one CLKA cycle later than shown.



#### [41, 43, 44] Timing for AFA when FIFO1 is Almost Full (CY Standard and FWFT Modes)



## Timing for $\overline{\text{AFB}}$ when FIFO2 is Almost Full (CY Standard and FWFT Modes) $^{[40,\ 44,\ 46]}$



- 43. FIFO1 Write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO1 read (CSB = LOW, W/RB = HIGH, MBB = LOW). Data in the FIFO1 output register has been
- read from the FIFO.

  D = Maximum FIFO Depth = 1K for the CY7C43644AV, 4K for the CY7C43664AV, and 16K for the CY7C43684AV.


  \$\frac{1}{5}\$KEW2\$ is the minimum time between a rising CLKA edge and a rising CLKB edge for \( \textit{AFA}\) to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising \( \frac{CLKB}{E}\) edge is less than \$\frac{1}{5}\$KEW2\$, then \( \textit{AFA}\) may transition HIGH one CLKB cycle later than shown.

  If Port B size is word or byte, \( \textit{AFB}\) is set LOW by the last word or byte write of the long-word, respectively.

  \$\frac{1}{5}\$KEW2\$ is the minimum time between a rising CLKB edge and a rising \( \frac{CLKB}{E}\) edge for \( \textit{AFB}\) to transition HIGH in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \$\frac{1}{5}\$KEW2\$, then \( \textit{AFB}\) may transition HIGH one CLKA cycle later than shown.




## Timing for Mail1 Register and $\overline{\text{MBF1}}$ Flag (CY Standard and FWFT Modes) $^{[48]}$




<sup>48.</sup> If Port B is configured for word size, data can be written to the Mail1 register using A<sub>0-17</sub> (A<sub>18-35</sub> are "Don't Care" inputs). In this first case B<sub>0-17</sub> will have valid data (B<sub>18-35</sub> will be indeterminate). If Port B is configured for byte size, data can be written to the Mail1 Register using A<sub>0-8</sub> (A<sub>9-35</sub> are "Don't Care" inputs). In this second case, B<sub>0-8</sub> will have valid data (B<sub>9-35</sub> will be indeterminate).



## Timing for Mail2 Register and MBF2 Flag (CY Standard and FWFT Modes)<sup>[49]</sup>



## FIFO1 Retransmit Timing $^{[50,\,51,\,52,\,53]}$



- 49. If Port B is configured for word size, data can be written to the Mail2 register using  $B_{0-17}$  ( $B_{18-35}$  are "Don't Care" inputs). In this first case  $A_{0-17}$  will have valid data ( $A_{18-35}$  will be indeterminate). If Port B is configured for byte size, data can be written to the Mail2 Register using  $B_{0-8}$  ( $B_{9-35}$  are "Don't Care" inputs). In this second case,  $A_{0-8}$  will have valid data ( $A_{9-35}$  will be indeterminate).

- 50. Retransmit is performed in the same manner for FIFO2.
  51. Clocks are free running in this case.
  52. The flags may change state during Retransmit as a result of the offset of the read and write pointers, but flags will be valid at t<sub>RTR</sub>.
  53. For the synchronous PAE and PAF flags (SMODE), an appropriate clock cycle is necessary after t<sub>RTR</sub> to update these flags.



## **Signal Description**

#### Master Reset (MRS1, MRS2)

Each of the two FIFO memories of the CY7C436X4AV undergoes a complete reset by taking its associated Master Reset (MRS1, MRS2) input LOW for at least four Port A clock (CLKA) and four Port B clock (CLKB) LOW-to-HIGH transitions. The Master Reset inputs can switch asynchronously to the clocks. A Master Reset initializes the internal read and write pointers and forces the Full/Input Ready flag (FFA/IRA, FFB/IRB) LOW, the Empty/Output Ready flag (EFA/ORA, EFB/ORB) LOW, the Almost Empty flag (AEA, AEB) LOW, and the Almost Full flag (AFA, AFB) HIGH. A Master Reset also forces the Mailbox flag (MBF1, MBF2) of the parallel mailbox register HIGH. After a Master Reset, the FIFO's Full/Input Ready flag is set HIGH after two clock cycles to begin normal operation. A Master Reset must be performed on the FIFO after power up, before data is written to its memory.

A LOW-to-HIGH transition on a FIFO Master Reset (MRS1, MRS2) input latches the value of the Big Endian (BE) input or determining the order by which bytes are transferred through Port B.

A LOW-to-HIGH transition on a FIFO reset ( $\overline{MRS1}$ ,  $\overline{MRS2}$ ) input latches the values of the Flag select (FS0, FS1) and Serial Programming Mode ( $\overline{SPM}$ ) inputs for choosing the Almost Full and Almost Empty offset programming method (see Almost Empty and Almost Full flag offset programming below).

#### Partial Reset (PRS1, PRS2)

Each of the two FIFO memories of the CY7C436X4AV undergoes a limited reset by taking its associated Partial Reset (PRS1, PRS2) input LOW for at least four Port A clock (CLKA) and four Port B clock (CLKB) LOW-to-HIGH transitions. The Partial Reset inputs can switch asynchronously to the clocks. A Partial Reset initializes the internal read and write pointers and forces the Full/Input Ready flag (FFA/IRA, FFB/IRB) LOW, the Empty/Output Ready flag (EFA/ORA, EFB/ORB) LOW, the Almost Empty flag (AEA, AEB) LOW, and the Almost Full flag (AFA, AFB) HIGH. A Partial Reset also forces the Mailbox flag (MBF1, MBF2) of the parallel mailbox register HIGH. After a Partial Reset, the FIFO's Full/Input Ready flag is set HIGH after two clock cycles to begin normal operation.

Whatever flag offsets, programming method (parallel or serial), and timing mode (FWFT or CY Standard mode) are currently selected at the time a Partial Reset is initiated, those settings will remain unchanged upon completion of the reset operation. A Partial Reset may be useful in the case where reprogramming a FIFO following a Master Reset would be inconvenient.

#### Big Endian/First Word Fall Through (BE/FWFT)

This is a dual-purpose pin. At the time of Master Reset, the BE select function is active, permitting a choice of Big or Little Endian byte arrangement for data written to or read from Port B. This selection determines the order by which bytes (or words) of data are transferred through this port. For the following illustrations, assume that a byte (or word) bus size has been selected for Port B. (Note that when Port B is configured for a long word size, the Big Endian function has no application and the BE input is a "Don't Care".)

A HIGH on the BE/FWFT input when the Master Reset (MRS1 and MRS2) inputs go from LOW to HIGH will select a Big En-

dian arrangement. When data is moving in the direction from Port A to Port B, the most significant byte (word) of the longword written to Port A will be read from Port B first; the least significant byte (word) of the long word written to Port A will be read from Port B last. When data is moving in the direction from Port B to Port A, the byte (word) written to Port B first will be read from Port A as the most significant byte (word) of the long-word; the byte (word) written to Port B last will be read from Port A as the least significant byte (word) of the long-word

A LOW on the BE/FWFT input when the Master Reset (MRS1 and MRS2) inputs go from LOW to HIGH will select a Little Endian arrangement. When data is moving in the direction from Port A to Port B, the least significant byte (word) of the long word written to Port A will be read from Port B first; the most significant byte (word) of the long-word written to Port A will be read from Port B last. When data is moving in the direction from Port B to Port A, the byte (word) written to Port B first will be read from port A as the least significant byte (word) of the long-word; the byte (word) written to Port B last will be read from Port A as the most significant byte (word) of the long-word

After Master Reset, the FWFT select function is active, permitting a choice between two possible timing modes: CY Standard mode or First-Word Fall-Through (FWFT) mode. Once the Master Reset (MRS1, MRS2) input is HIGH, a HIGH on the BE/FWFT input at the second LOW-to-HIGH transition of CLKA (for FIFO1) and CLKB (for FIFO2) will select CY Standard mode. This mode uses the Empty Flag function (EFA, EFB) to indicate whether or not there are any words present in the FIFO memory. It uses the Full Flag function (FFA, FFB) to indicate whether or not the FIFO memory has any free space for writing. In CY Standard mode, every word read from the FIFO, including the first, must be requested using a formal read operation.

Once the Master Reset ( $\overline{\text{MRS1}}$ ,  $\overline{\text{MRS2}}$ ) input is HIGH, a LOW on the BE/ $\overline{\text{FWFT}}$  input during the next LOW-to-HIGH transition of CLKA (for FIFO1) and CLKB (for FIFO2) will select FWFT mode. This mode uses the Output Ready function (ORA, ORB) to indicate whether or not there is valid data at the data outputs ( $A_{0-35}$  or  $B_{0-35}$ ). It also uses the Input Ready function (IRA, IRB) to indicate whether or not the FIFO memory has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to data outputs, no read request necessary. Subsequent words must be accessed by performing a formal read operation.

Following Master Reset, the level applied to the BE/FWFT input to choose the desired timing mode must remain static throughout the FIFO operation.

#### **Programming the Almost Empty and Almost Full Flags**

Four registers in the CY7C436X4AV are used to hold the offset values for the Almost Empty and Almost Full flags. The Port B Almost Empty flag (AEB) offset register is labeled X1 and the Port A Almost Empty flag (AEA) offset register is labeled X2. The Port A Almost Full flag (AFA) offset register is labeled Y1 and the Port B Almost Full flag (AFB) offset register is labeled Y2. The index of each register name corresponds with preset values during the reset of a FIFO, programmed in parallel using the FIFO's Port A data inputs, or programmed in serial using the Serial Data (SD) input (see *Table 1*). To load a FIFO's Almost Empty flag and Almost Full flag offset registers with one of the three preset values listed in *Table 1*, the Serial Pro-



gram Mode (\$\overline{SPM}\$) and at least one of the flag-select inputs must be HIGH during the LOW-to-HIGH transition of its Master Reset input (\$\overline{MRS1}\$ and \$\overline{MRS2}\$). For example, to load the preset value of 64 into X1 and Y1, \$\overline{SPM}\$, FS0, and FS1 must be HIGH when FIFO1 reset (\$\overline{MRS1}\$) returns HIGH. Flag-offset registers associated with FIFO2 are loaded with one of the preset values in the same way with Master Reset (\$\overline{MRS2}\$). When using one of the preset values for the flag offsets, the FIFOs can be reset simultaneously or at different times.

To program the X1, X2, Y1, and Y2 registers from Port A, perform a Master Reset on both FIFOs simultaneously with  $\overline{SPM}$  HIGH and  $\overline{FS0}$  and  $\overline{FS1}$  LOW during the LOW-to-HIGH transition of  $\overline{MRS1}$  and  $\overline{MRS2}$ . After this reset is complete, the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order Y1, X1, Y2, X2. The Port A data inputs used by the offset registers are  $(A_{0-7})$ ,  $(A_{0-8})$ ,  $(A_{0-9})$ ,  $(A_{0-11})$ , or  $(A_{0-13})$ , for the CY7C436X4AV, respectively. The highest numbered input is used as the most significant bit of the binary number in each case. Valid programming values for the registers range from 1 to 1012 for the CY7C43644AV; 1 to 4092 for the CY7C43664AV; 1 to 16380 for the CY7C43684AV. After all the offset registers are programmed from Port A, the Port B Full/Input Ready ( $\overline{FFB}$ /IRB) is set HIGH and both FIFOs begin normal operation.

To program the X1, X2, Y1, and Y2 registers serially, initiate a Master Reset with SPM LOW, FS0/SD LOW, and FS1/SEN HIGH during the LOW-to-HIGH transition of MRS1 and MRS2. After this reset is complete, the X and Y register values are loaded bit-wise through the FS0/SD input on each LOW-to-HIGH transition of CLKA that the FS1/SEN input is LOW. Thirty-two, thirty-six, forty, forty-eight, or fifty-six bit writes are needed to complete the programming for the CY7C436X4AV, respectively. The four registers are written in the order Y1, X1, Y2, and, finally, X2. The first-bit write stores the most significant bit of the Y1 register and the last-bit write stores the least significant bit of the X2 register. Each register value can be programmed from 1 to 1020 (CY7C43644AV), 1 to 4092 (CY7C43664AV), or 1 to 16380 (CY7C43684AV).

When the option to program the offset registers serially is chosen, the Port A Full/Input Ready (FFA/IRA) flag remains LOW until all register bits are written. FFA/IRA is set HIGH by the LOW-to-HIGH transition of CLKA after the last bit is loaded to allow normal FIFO1 operation. The Port B Full/Input ready (FFB/IRB) flag also remains LOW throughout the serial programming process, until all register bits are written. FFB/IRB is set HIGH by the LOW-to-HIGH transition of CLKB after the last bit is loaded to allow normal FIFO2 operation.

SPM, FS0/SD, and FS1/SEN function the same way in both CY Standard and FWFT modes.

#### FIFO Write/Read Operation

The state of the Port A data (A $_{0-35}$ ) lines is controlled by Port A Chip Select ( $\overline{\text{CSA}}$ ) and Port A Write/Read Select (W/RA). The A $_{0-35}$  lines are in the high-impedance state when either  $\overline{\text{CSA}}$  or W/RA is HIGH. The A $_{0-35}$  lines are active outputs when both  $\overline{\text{CSA}}$  and W/RA are LOW.

Data is loaded into FIFO1 from the  $A_{0-35}$  inputs on a LOW-to-HIGH transition of CLKA when  $\overline{CSA}$  is LOW, W/ $\overline{RA}$  is HIGH, ENA is HIGH, MBA is LOW, and  $\overline{FFA}$ /IRA is HIGH. Data is read from FIFO2 to the  $A_{0-35}$  outputs by a LOW-to-HIGH transition of CLKA when  $\overline{CSA}$  is LOW, W/ $\overline{RA}$  is LOW, ENA is HIGH, MBA is LOW, and  $\overline{EFA}$ /ORA is HIGH (see Table~2). FIFO reads and

writes on Port A are independent of any concurrent Port B operation.

The Port B control signals are identical to those of Port A with the exception that the Port B Write/Read select  $(\overline{W}/RB)$  is the inverse of the Port A Write/Read select  $(W/\overline{RA})$ . The state of the Port B data  $(B_{0-35})$  lines is controlled by the Port B Chip Select  $(\overline{CSB})$  and Port B Write/Read select  $(\overline{W}/RB)$ . The  $B_{0-35}$  lines are in the high-impedance state when either  $\overline{CSB}$  is HIGH or  $\overline{W}/RB$  is LOW. The  $B_{0-35}$  lines are active outputs when  $\overline{CSB}$  is LOW and  $\overline{W}/RB$  is HIGH.

Data is loaded into FIFO2 from the  $B_{0-35}$  inputs on a LOW-to-HIGH transition of CLKB when  $\overline{CSB}$  is LOW,  $\overline{W}/RB$  is LOW, ENB is HIGH, MBB is LOW, and FFB/IRB is HIGH. Data is read from FIFO1 to the  $B_{0-35}$  outputs by a LOW-to-HIGH transition of CLKB when  $\overline{CSB}$  is LOW,  $\overline{W}/RB$  is HIGH, ENB is HIGH, MBB is LOW, and  $\overline{EFB}/ORB$  is HIGH (see *Table 3*). FIFO reads and writes on Port B are independent of any concurrent Port A operation.

The set-up and hold time constraints to the port clocks for the port Chip Selects and Write/Read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port's Chip Select and Write/Read select may change states during the set-up and hold time window of the cycle.

When operating the FIFO in FWFT mode and the Output Ready flag is LOW, the next word written is automatically sent to the FIFO's output register by the LOW-to-HIGH transition of the port clock that sets the Output Ready flag HIGH, data residing in the FIFO's memory array is clocked to the output register only when a read is selected using the port's Chip Select, Write/Read select, Enable, and Mailbox select.

When operating the FIFO in CY Standard mode, regardless of whether the Empty Flag is LOW or HIGH, data residing in the FIFO's memory array is clocked to the output register only when a read is selected using the port's Chip Select, Write/Read select, Enable, and Mailbox select.

#### Synchronized FIFO Flags

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of the metastable events when CLKA and CLKB operate asynchronously to one another. EFA/ORA, AEA, FFA/IRA, and AFA are synchronized to CLKA. EFB/ORB, AEB, FFB/IRB, and AFB are synchronized to CLKB. Table 4 and Table 5 show the relationship of each port flag to FIFO1 and FIFO2.

## Empty/Output Ready Flags (EFA/ORA, EFB/ORB)

These are dual-purpose flags. In the FWFT mode, the Output Ready (ORA, ORB) function is selected. When the Output Ready flag is HIGH, new data is present in the FIFO output register. When the Output Ready flag is LOW, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.

In the CY Standard mode, the Empty Flag (EFA, EFB) function is selected. When the Empty Flag is HIGH, data is available in the FIFO's RAM memory for reading to the output register. When Empty Flag is LOW, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.



The Empty/Output Ready flag of a FIFO is synchronized to the port clock that reads data from its array. For both the FWFT and CY Standard modes, the FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an Output Ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2.

In FWFT Mode, from the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the Output Ready flag synchronizing clock. Therefore, an Output Ready flag is LOW if a word in memory is the next data to be sent to the FIFO output register and three cycles have not elapsed since the time the word was written. The Output Ready flag of the FIFO remains LOW until the third LOW-to-HIGH transition of the synchronizing clock occurs, simultaneously forcing the Output Ready flag HIGH and shifting the word to the FIFO output register.

In the CY Standard mode, from the time a word is written to a FIFO, the Empty Flag will indicate the presence of data available for reading in a minimum of two cycles of the Empty Flag synchronizing clock. Therefore, an Empty Flag is LOW if a word in memory is the next data to be sent to the FIFO output register and two cycles have not elapsed since the time the word was written. The Empty Flag of the FIFO remains LOW until the second LOW-to-HIGH transition of the synchronizing clock occurs, forcing the Empty Flag HIGH; only then can data be read.

A LOW-to-HIGH transition on an Empty/Output Ready flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time t<sub>SKEW1</sub> or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle.

#### Full/Input Ready Flags (FFA/IRA, FFB/IRB)

This is a dual-purpose flag. In FWFT mode, the Input Ready (IRA and IRB) function is selected. In CY Standard mode, the Full Flag (FFA and FFB) function is selected. For both timing modes, when the Full/Input Ready flag is HIGH, a memory location is free in the SRAM to receive new data. No memory locations are free when the Full/Input Ready flag is LOW and attempted writes to the FIFO are ignored.

The Full/Input Ready flag of a FIFO is synchronized to the port clock that writes data to its array. For both FWFT and CY Standard modes, each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls a Full/Input Ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full–1, or full–2. From the time a word is read from a FIFO, its previous memory location is ready to be written to in a minimum of two cycles of the Full/Input Ready flag synchronizing clock. Therefore, a Full/Input Ready flag is LOW if less than two cycles of the Full/Input Ready flag synchronizing clock have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the Full/Input Ready flag synchronizing clock after the read sets the Full/Input Ready flag HIGH.

A LOW-to-HIGH transition on a Full/Input Ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time  $t_{SKEW1}$  or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle.

#### Almost Empty Flags (AEA, AEB)

The Almost Empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an Almost Empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The Almost Empty state is defined by the contents of register X1 for AEB and register X2 for AEA. These registers are loaded with preset values during a FIFO reset, programmed from Port A, or programmed serially (see Almost Empty flag and Almost Full flag offset programming above). An Almost Empty flag is LOW when its FIFO contains X or less words and is HIGH when its FIFO contains (X+1) or more words. A data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of the Almost Empty flag synchronizing clock are required after a FIFO write for its Almost Empty flag to reflect the new level of fill. Therefore, the Almost Full flag of a FIFO containing (X+1) or more words remains LOW if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the (X+1) level. An Almost Empty flag is set HIGH by the second LOW-to-HIGH transition of its synchronizing clock after the FIFO write that fills memory to the (X+1) level. A LOW-to-HIGH transition of an Almost Empty flag synchronizing clock begins the first synchronization cycle if it occurs at time t<sub>SKEW2</sub> or greater after the write that fills the FIFO to (X+1) words. Otherwise, the subsequent synchronizing clock cycle may be the first synchronization cycle.

#### Almost Full Flags (AFA, AFB)

The Almost Full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an Almost Full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The Almost Full state is defined by the contents of register Y1 for AFA and register Y2 for AFB. These registers are loaded with preset values during a FIFO reset, programmed from Port A, or programmed serially (see Almost Empty flag and Almost Full flag offset programming above). An Almost Full flag is LOW when the number of words in its FIFO is greater than or equal to (1024–Y), (4096–Y), or (16384–Y) for the CY7C436X4AV respectively. An Almost Full flag is HIGH when the number of words in its FIFO is less than or equal to [1024-(Y+1)], [4096-(Y+1)], or [16384-(Y+1)], for the CY7C436X4AV respectively. Note that a data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of the Almost Full flag synchronizing clock are required after a FIFO read for its Almost Full flag to reflect the new level of fill. Therefore, the Almost Full flag of a FIFO containing [1024/4096/16384-(Y+1)] or less words remains LOW if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to [1024/4096/16384-(Y+1)]. An Almost Full flag is set HIGH by the second LOW-to-HIGH transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to [1024/4096/16384-(Y+1)]. A LOWto-HIGH transition of an Almost Full flag synchronizing clock begins the first synchronization cycle if it occurs at time t<sub>SKEW2</sub> or greater after the read that reduces the number of words in memory to [1024/4096/16384-(Y+1)]. Otherwise, the subsequent synchronizing clock cycle may be the first synchronization cycle.



#### **Mailbox Registers**

Each FIFO has a 36-bit bypass register to pass command and control information between Port A and Port B without putting it in queue. The Mailbox Select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. The usable width of both the Mail1 and Mail2 registers matches the selected bus size for Port B.

A LOW-to-HIGH transition on CLKA writes  $A_{0-3\underline{5}}$  data to the Mail1 Register when a Port A write is selected by  $\overline{CSA}$ ,  $W/\overline{RA}$ , and ENA with MBA HIGH. If the selected Port A bus size is also 36 bits, then the usable width of the Mail1 Register employs data lines  $A_{0-35}$ . If the selected Port A bus size is 18 bits, then the usable width of the Mail1 Register employs data lines  $A_{0-17}$ . (In this case,  $A_{18-35}$  are "Don't Care" inputs.) If the selected Port A bus size is 9 bits, then the usable width of the Mail1 Register employs data lines  $A_{0-8}$ . (In this case,  $A_{9-35}$  are "Don't Care" inputs.)

A LOW-to-HIGH transition on CLKB writes  $B_{0-35}$  data to the Mail2 Register when a Port B write is selected by CSB,  $\overline{W}/RB$ , and ENB with MBB HIGH. If the selected Port B bus size is also 36 bits, then the usable width of the Mail2 Register employs data lines  $B_{0-35}$ . If the selected Port B bus size is 18 bits, then the usable width of the Mail2 Register employs data lines  $B_{0-17}$ . (In this case,  $B_{18-35}$  are don't care inputs.) If the selected Port B bus size is 9 bits, then the usable width of the Mail2 Register employs data lines  $B_{0-8}$ . (In this case,  $B_{9-35}$  are don't care inputs.)

Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) LOW. Attempted writes to a mail register are ignored while the mail flag is LOW.

When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port Mailbox Select input is LOW and from the mail register when the port Mailbox Select input is HIGH.

The Mail1 Register Flag (MBF1) is set HIGH by a LOW-to-HIGH transition on CLKB when a Port B read is selected by  $\overline{\text{CSB}}$ ,  $\overline{\text{W}}/\text{RB}$ , and ENB with MBB HIGH. For a 36-bit bus size, 36 bits of mailbox data are placed on B<sub>0-35</sub>. For an 18-bit bus size, 18 bits of mailbox data are placed on B<sub>0-17</sub>. (In this case, B<sub>18-35</sub> are indeterminate.) For a 9-bit bus size, 9 bits of mailbox data are placed on B<sub>0-8</sub>. (In this case, B<sub>9-35</sub> are indeterminate.)

The Mail2 register Flag (MBF2) is set HIGH by a LOW-to-HIGH transition on CLKA when a Port A read is selected by CSA, W/RA, and ENA with MBA HIGH.

For a 36-bit bus size, 36 bits of mailbox data are placed on  $A_{0-35}$ . For an 18-bit bus size, 18 bits of mailbox data are placed on  $A_{0-17}$ . (In this case,  $A_{18-35}$  are indeterminate.) For a 9-bit bus size, 9 bits of mailbox data are placed on  $A_{0-8}$ . (In this case,  $A_{9-35}$  are indeterminate.)

The data in a mail register remains intact after it is read and changes only when new data is written to the register. The Endian Select feature has no effect on the mailbox data.

#### **Bus Sizing**

The Port B bus can be configured in a 36-bit long-word, 18-bit word, or 9-bit byte format for data read from FIFO1 or written to FIFO2. The levels applied to the Port B Bus Size Select (SIZE) and the Bus Match Select (BM) determine the Port B bus size. These levels should be static throughout FIFO operation. Both bus size selections are implemented at the completion of Master Reset, by the time the Full/Input Ready flag is set HIGH.

Two different methods for sequencing data transfer are available for Port B when the bus size selection is either byte- or word-size. They are referred to as Big Endian (most significant byte first) and Little Endian (least significant byte first). The level applied to the Big Endian Select (BE) input during the LOW-to-HIGH transition of MRS1 and MRS2 selects the endian method that will be active during FIFO operation. BE is a "Don't Care" input when the bus size selected for Port B is long word. The endian method is implemented at the completion of Master Reset, by the time the Full/Input Ready flag is set HIGH.

Only 36-bit long-word data is written to or read from the two FIFO memories on the CY7C436X4AV. Bus-matching operations are done after data is read from the FIFO1 RAM and before data is written to FIFO2 RAM. These bus-matching operations are not available when transferring data via mailbox registers. Furthermore, both the word- and byte-size bus selections limit the width of the data bus that can be used for mail register operations. In this case, only those byte lanes belonging to the selected word- or byte-size bus can carry mailbox data. The remaining data outputs will be indeterminate. The remaining data inputs will be don't care inputs. For example, when a word-size bus is selected, then mailbox data can be transmitted only between  $A_{0-17}$  and  $B_{0-17}$ . When a byte-size bus is selected, then mailbox data can be transmitted only between  $A_{0-8}$  and  $B_{0-8}$ .

#### **Bus-Matching FIFO1 Reads**

Data is read from the FIFO1 RAM in 36-bit long-word increments. If a long-word bus size is implemented, the entire longword immediately shifts to the FIFO1 output register. If byte or word size is implemented on Port B, only the first one or two bytes appear on the selected portion of the FIFO1 output register, with the rest of the long-word stored in auxiliary registers. In this case, subsequent FIFO1 reads output the rest of the long word to the FIFO1 output register.

When reading data from FIFO1 in the byte or word format, the unused  $B_{0-35}$  outputs are indeterminate.

#### **Bus-Matching FIFO2 Writes**

Data is written to the FIFO2 RAM in 36-bit long-word increments. Data written to FIFO2 with a byte or word bus size stores the initial bytes or words in auxiliary registers. The CLKB rising edge that writes the fourth byte or the second word of long-word to FIFO2 also stores the entire long word in FIFO2 RAM.

When reading data from FIFO2 in byte or word format, the unused  $B_{0-35}$  outputs are LOW.




## Retransmit (RT1, RT2)

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary.

The retransmit feature is intended for use when a number of writes equal to or less than the depth of the FIFO have occurred and at least one word has been read since the last reset cycle. A LOW pulse on RT1, RT2 resets the internal read pointer to the first physical location of the FIFO. CLKA and CLKB

may be free running but must be disabled during and  $t_{RTR}$  after the retransmit pulse. With every valid read cycle after retransmit, previously accessed data is read and the read pointer is incremented until it is equal to the write pointer. Flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of  $\overline{RT1}$ ,  $\overline{RT2}$  are transmitted also. The full depth of the FIFO can be repeatedly retransmitted.







**Table 1. Flag Programming** 

SPM	FS1/ SEN	FS0/ SD	MRS1	MRS2	X1 and Y1 Registers <sup>[54]</sup>	X2 andY2 Registers <sup>[55]</sup>
Н	Н	Н	1	Х	64	Х
Н	Н	Н	Х	<b>↑</b>	Х	64
Н	Н	L	1	Х	16	Х
Н	Н	L	Х	<b>↑</b>	Х	16
Н	L	Н	1	Х	8	Х
Н	L	Н	Х	<b>↑</b>	Х	8
Н	L	L	1	<b>↑</b>	Parallel programming via Port A	Parallel programming via Port A
L	Н	L	1	<b>↑</b>	Serial programming via SD	Serial programming via SD
L	Н	Н	1	1	Reserved	Reserved
L	L	Н	1	1	Reserved	Reserved
L	L	L	1	<b>↑</b>	Reserved	Reserved

Table 2. Port A Enable Function

CSA	W/RA	ENA	MBA	CLKA	A <sub>0-35</sub> Outputs	Port Function
Н	Х	Х	Х	Х	In high-impedance state	None
L	Н	L	Х	Х	In high-impedance state	None
L	Н	Н	L	1	In high-impedance state	FIFO1 write
L	Н	Н	Н	1	In high-impedance state	Mail1 write
L	L	L	L	Х	Active, FIFO2 output register	None
L	L	Н	L	1	Active, FIFO2 output register	FIFO2 read
L	L	L	Н	Х	Active, Mail2 register	None
L	L	Н	Н	1	Active, Mail2 register Mail2 read (set MBF	

Table 3. Port B Enable Function

CSB	W/RB	ENB	МВВ	CLKB	B <sub>0-35</sub> Outputs	Port Function
Н	Х	Х	Х	Х	In high-impedance state	None
L	L	L	Х	Х	In high-impedance state	None
L	L	Н	L	1	In high-impedance state	FIFO2 write
L	L	Н	Н	1	In high-impedance state	Mail2 write
L	Н	L	L	Х	Active, FIFO1 output register	None
L	Н	Н	L	1	Active, FIFO1 output register	FIFO1 read
L	Н	L	Н	Х	Active, Mail1 register	None
L	Н	Н	Н	1	Active, Mail1 register	Mail1 read (set MBF1 HIGH)

54. X1 register holds the offset for AEB: Y1 register holds the offset for AFA.
 55. X2 register holds the offset for AEA; Y2 register holds the offset for AFB.



#### Table 4. FIFO1 Flag Operation (CY Standard and FWFT modes)

Number of W	ords in FIFO Memo	ry <sup>[56, 57, 58, 59]</sup>	Synchroniz	ed to CLKA	Synchronize	d to CLKB
CY7C43644AV	CY7C43664AV	CY7C43684AV	EFB/ORB	AEB	AFA	FFA/IRA
0	0	0	L	L	Н	Н
1 TO X1	1 TO X1	1 TO X1	Н	L	Н	Н
(X1+1) to [1024–(Y1+1)]	(X1+1) to [4096–(Y1+1)]	(X1+1) to [16384–(Y1+1)]	Н	Н	Н	Н
(1024–Y1) to 1023	(4096–Y1) to 4095	(16384–Y1) to 16383	Н	Н	L	Н
1024	4096	16384	Н	Н	L	L

#### Table 5. FIFO2 Flag Operation (CY Standard and FWFT modes)

Number of W	ords in FIFO Memor	<b>y</b> <sup>[57, 58, 60, 61]</sup>	Synchronized	to CLKA	Synchronized	to CLKB
CY7C43644AV CY7C43664AV		CY7C43684AV	EFB/ORB	AEB	AFA	FFA/IRA
0	0	0	L	L	Н	Н
1 TO X2	1 TO X2	1 TO X2	Н	L	Н	Н
(X2+1) to [1024–(Y2+1)]	(X2+1) to [4096–(Y2+1)]	(X2+1) to [16384–(Y2+)1]	Н	Н	Н	Н
(1024-Y2) to 1023	(4096-Y2) to 4095	(16384–Y2) to 16383	Н	Н	L	Н
1024	4096	16384	Н	Н	L	L

#### Table 6. Data Size for Long-Word Writes to FIFO2

S	Size Mode <sup>[62]</sup>			Data Written to FIFO2				Data Read From FIFO2			
BM	SIZE	BE	B <sub>27-35</sub>	B <sub>18-26</sub>	B <sub>9-17</sub>	B <sub>0-8</sub>	A <sub>27-35</sub>	A <sub>18-26</sub>	A <sub>9-17</sub>	A <sub>0-8</sub>	
L	Х	Х	Α	В	С	D	Α	В	С	D	

#### Table 7. Data Size for Word Writes to FIFO2

	Size Mode <sup>[62</sup>	]	Write No.	Data Writte	en to FIFO2		Data Read From FIFO2			
BM	SIZE	BE		B <sub>9-17</sub>	B <sub>0-8</sub>	A <sub>27-35</sub>	A <sub>18-26</sub>	A <sub>9-17</sub>	A <sub>0-8</sub>	
Н	L	Н	1	Α	В	Α	В	С	D	
			2	С	D					
Н	L	L	1	С	D	А	В	С	D	
			2	Α	В					

- 56. X1 is the almost-empty offset for FIFO1 used by AEB. Y1 is the almost-full offset for FIFO1 used by AFA. Both X1 and Y1 are selected during a FIFO1 reset
- or port A programming.

  57. When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

  58. Data in the output register does not count as a "word in FIFO memory". Since in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.

  59. The ORB and IRA functions are active during FWFT mode; the EFB and FFA functions are active in CY Standard mode.

  60. X2 is the almost-empty offset for FIFO2 used by AEA. Y2 is the almost-full offset for FIFO2 used by AFB. Both X2 and Y2 are selected during a FIFO2 reset
- or port A programming.

  61. The ORA and IRB functions are active during FWFT mode; the EFA and FFB functions are active in CY Standard mode.quested to the output register (no read operation necessary), it is not included in the FIFO memory count.

  62. BE is selected at Master Reset; BM and SIZE must be static throughout device operation.



Table 8. Data Size for Byte Writes to FIFO2

	Size Mode <sup>[62]</sup>	]	Write No.	Data Written to FIFO2		Data Read	From FIFO2	
BM	SIZE	BE		B <sub>0-8</sub>	A <sub>27-35</sub>	A <sub>18-26</sub>	A <sub>9-17</sub>	A <sub>0-8</sub>
Н	Н	Н	1	Α	Α	В	С	D
			2	В				
			3	С				
			4	D				
Н	Н	L	1	D	А	В	С	D
			2	С				
			3	В				
			4	А				

## Table 9. Data Size for FIFO Long-Word Reads from FIFO1

	Size Mode <sup>[62]</sup>				Data Writte	n to FIFO1		Data Read From FIFO1			
Ī	ВМ	SIZE	BE	A <sub>27-35</sub>	A <sub>18-26</sub>	A <sub>9-17</sub>	A <sub>0-8</sub>	B <sub>27-35</sub>	B <sub>18-26</sub>	B <sub>9-17</sub>	B <sub>0-8</sub>
Ī	L	Х	Х	Α	В	С	D	Α	В	С	D

#### Table 10. Data Size for Word Reads from FIFO1

:	Size Mode <sup>[62]</sup>			Data Writte	en to FIFO1		Read No.	Data Re FIF	ad From O1
BM	SIZE	BE	A <sub>27-35</sub>	A <sub>18-26</sub>	A <sub>9-17</sub>	A <sub>0-8</sub>		B <sub>9-17</sub>	B <sub>0-8</sub>
Н	L	Н	Α	В	С	D	1	А	В
							2	С	D
Н	L	L	А	В	С	D	1	С	D
							2	А	В

## Table 11. Data Size for Byte Reads from FIFO1

:	Size Mode <sup>[62</sup>	]		Data Writte	en to FIFO1		Read No.	Data Read From FIFO1
BM	SIZE	BE	A <sub>27-35</sub>	A <sub>18-26</sub>	A <sub>9-17</sub>	A <sub>0-8</sub>		B <sub>0-8</sub>
Н	Н	Н	Α	В	С	D	1	A
							2	В
							3	С
							4	D
Н	Н	L	А	В	С	D	1	D
							2	С
							3	В
							4	А



## **Ordering Information**

## 3.3V 1K x36 x2 Bidirectional Synchronous FIFO w/ Bus Matching

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
7	CY7C43644AV-7AC	A128	128-Lead Thin Quad Flat Package	Commercial
10	CY7C43644AV-10AC	A128	128-Lead Thin Quad Flat Package	Commercial
15	CY7C43644AV-15AC	A128	128-Lead Thin Quad Flat Package	Commercial

#### 3.3V 4K x36 x2 Bidirectional Synchronous FIFO w/ Bus Matching

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
7	CY7C43664AV-7AC	A128	128-Lead Thin Quad Flat Package	Commercial
10	CY7C43664AV-10AC	A128	128-Lead Thin Quad Flat Package	Commercial
15	CY7C43664AV-15AC	A128	128-Lead Thin Quad Flat Package	Commercial

## 3.3V 16K x36 x2 Bidirectional Synchronous FIFO w/ Bus Matching

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
7	CY7C43684AV-7AC	A128	128-Lead Thin Quad Flat Package	Commercial
10	CY7C43684AV-10AC	A128	128-Lead Thin Quad Flat Package	Commercial
15	CY7C43684AV-15AC	A128	128-Lead Thin Quad Flat Package	Commercial
15	CY7C43684AV-15AI	A128	128-Lead Thin Quad Flat Package	Industrial

Shaded area contains advance information.

Document #: 38-00777



## **Package Diagram**

#### 128-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A128

