## 4-BIT FLASH EPROM MICROCONTROLLER

Table of Contents--
GENERAL DESCRIPTION ..... 2
FEATURES ..... 2
PIN CONFIGURATION ..... 4
PIN DESCRIPTION ..... 5
BLOCK DIAGRAM ..... 6
FUNCTIONAL DESCRIPTION ..... 7
ABSOLUTE MAXIMUM RATINGS ..... 37
DC CHARACTERISTICS ..... 37
AC CHARACTERISTICS ..... 39
PAD ASSIGNMENT AND POSITIONS ..... 39
TYPICAL APPLICATION CIRCUIT ..... 41
INSTRUCTION SET TABLE ..... 42
PACKAGE DIMENSIONS ..... 93

## GENERAL DESCRIPTION

The W741E260 is a high-performance 4-bit microcontroller $(\mu \mathrm{C})$ that provides an LCD driver and the flash EEPROM for the program memory. The device contains a 4-bit ALU, two 8-bit timers, two dividers (for two oscillators) in dual-clock operation, a $32 \times 4$ LCD driver, and five 4-bit I/O ports (including 1 output port for LED driving). There are also five interrupt sources and 8-level subroutine nesting for interrupt applications. The W741E260 operates on very low current and has three power reduction modes, hold mode and stop mode in single-clock operation and the dual-clock slow operation, which help to minimize power dissipation.

This chip is available for W741C250 and W741C260 bodies, which can be selected by option code. The W741E260 is suitable for end product manufacturer engineering testing and earlier samples before mass production.

## FEATURES

- Operating voltage: 2.4 V to 5.5 V (LCD drive voltage: 3.0 V , or 4.5 V )
- Crystal/Ceramic oscillator: up to 4 MHz
- RC oscillator: up to 4 MHz
- Dual-clock operation is selected by code option
- Main oscillator
- Crystal or RC oscillation circuit can be selected by code option
- In crystal mode, high-frequency ( 400 KHz to 4 MHz ) or low-frequency ( 32.768 KHz ) oscillation should be selected by code option
- In RC mode, attention must be paid to the high/low frequency oscillation option, because the LCD driver frequency and the ROM code emulation time are related to this option.
- Sub-oscillator
- Connect to 32768 Hz crystal only
- Used in dual-clock operation
- Memory
- $2048 \times 16$-bit program flash EEPROM (including $2 \mathrm{~K} \times 4$-bit look-up table)
- $128 \times 4$-bit data RAM (including 16 working registers)
$-32 \times 4$ LCD data RAM
- 21 input/output pins
- Ports for input only: 2 ports/8 pins
- Input/output ports: 2 ports/8 pins
- High sink current for LED driving: 1 port/4 pins
- MFP output pin: 1 pin (MFP)
- Power-down mode
- Hold function: no operation (excluding main oscillator and sub-oscillator)
- Stop function: no operation (excluding sub-oscillator)
- Dual-clock slow operation mode: system is operated by the sub-oscillator (Fosc = Fs and Fm is stopped)
- Five types of interrupts
- Four internal interrupts (Divider0, Divider1, Timer0, Timer1) for W741C260 body; three internal interrupts (Divider0, Timer0, Timer1) for W741C250 body.
- One external interrupt (RC Port) for W741C260 body; two external interrupts (RC port and $\overline{\mathrm{INT}}$ pin) for W741C250 body.
- LCD driver output
- 32 segment $x 4$ common
- Static, $1 / 2$ duty ( $1 / 2$ bias), $1 / 3$ duty ( $1 / 2$ or $1 / 3$ bias), $1 / 4$ duty ( $1 / 3$ bias) driving mode can be selected
- LCD driver output pins can be used as DC output port by code option
- Clock source can be main oscillator clock in the single-clock operation mode, or sub-oscillator clock in the dual-clock operation mode; operation mode is selected by code option
- MFP output pin
- Output is software selectable as modulating or nonmodulating frequency
- Works as frequency output specified by Timer 1
- Two built-in 14-bit frequency dividers
- Divider0: the clock source is the output of the main oscillator
- Divider1: the clock source is the output of the sub-oscillator
- Two built-in 8-bit programmable countdown timers
- Timer 0: one of two internal clock frequencies (Fosc/4 or Fosc/1024) can be selected
- Timer 1: includes an auto-reload function and one of two internal clock frequencies (Fosc or Fosc/64) can be selected, or falling edge of pin RC. 0 can be selected (output through MFP pin)
- Built-in 18/14-bit watchdog timer selectable for system reset
- Enable/Disable the watchdog timer can be controlled by command or by option code; the control source (command or option code) can be determined by another option code
- Powerful instruction set: 118 instructions for W741C260 body 116 instructions for W741C250 body
- 8 -level subroutine (include interrupt) nesting
- Up to $1 \mu \mathrm{~S}$ instruction cycle (with 4 MHz operating frequency)
- Packaged in 80-pin QFP

PIN CONFIGURATION


## PIN DESCRIPTION

| SYMBOL | I/O | FUNCTION |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XIN1 | 1 | Input pin for main-oscillator. <br> Connected to crystal or resistor to generate system clock by code option. |  |  |  |  |
| XOUT1 | 0 | Output pin for main-oscillator. Connected to crystal or resistor to generate system clock by code option. |  |  |  |  |
| XIN2 | I | Input pin for sub-oscillator. Connected to 32.768 KHz crystal. |  |  |  |  |
| XOUT2 | O | Output pin for sub-oscillator with internal oscillation capacitor. Connected to 32.768 KHz crystal. |  |  |  |  |
| RA0 to RA3 | I/O | Input/Output port. Input/output mode specified by port mode 1 register (PM1). |  |  |  |  |
| RB0 to RB3 | 1/0 | Input/Output port. Input/output mode specified by port mode 2 register (PM2) |  |  |  |  |
| RC0 to RC3 | 1 | 4-bit port for input only. Each pin has an independent interrupt capability. |  |  |  |  |
| RD0 to RD3 | 1 | 4-bit port for input only. |  |  |  |  |
| RE0 to RE3 | 0 | Output port only. This port provides high sink current to drive LEDs. |  |  |  |  |
| MFP | O | Output pin only. <br> This pin can output modulating or nonmodulating frequency, or Timer 1 clock output specified by mode register 1 (MR1). |  |  |  |  |
| $\overline{\text { RES }}$ | 1 | System reset pin with pull-high resistor. |  |  |  |  |
| $\overline{\text { INT }}$ | 1 | External interrupt pin with pull-high resistor. This pin is bonding option for the W741C250 body. |  |  |  |  |
| $\begin{aligned} & \text { SEGO to } \\ & \text { SEG31 } \end{aligned}$ | 0 | LCD segment output pins. <br> Also can be used as DC output ports specified by option codes. |  |  |  |  |
| COM0 to COM3 | 0 | LCD common signal output pins. |  |  |  |  |
|  |  |  | Static | 1/2 Duty | 1/3 Duty | 1/4 Duty |
|  |  | сом0 | Used | Used | Used | Used |
|  |  | COM1 | Not Used | Used | Used | Used |
|  |  | COM2 | Not Used | Not Used | Used | Used |
|  |  | СОм3 | Not Used | Not Used | Not Used | Used |
|  |  | The LCD alternating frequency can be selected by code option. |  |  |  |  |
| DH1, DH2 | 1 | Connection terminals for voltage doubler (halver) capacitor. |  |  |  |  |
| VDD1, VDD2, VDD3 | 1 | Positive (+) supply voltage terminal. Refer to Functional Description. |  |  |  |  |

Pin description, continued

| SYMBOL | I/O | FUNCTION |
| :--- | :---: | :--- |
| VDD | I | Positive power supply (+). |
| VSS | I | Negative power supply (-). |
| VPP | I | Voltage control pin for the flash EEPROM programming, erasing and <br> verifying. This pin has a built-in pull-low resistor. |
| MODE | I | Mode selection pin for the flash EEPROM programming, erasing and <br> verifying. This pin has a built-in pull-low resistor. |
| DATA | I/O | Data I/O pin for the flash EEPROM programming and verifying. This pin <br> has a built-in pull-low resistor. |

## BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

## Program Counter (PC)

Organized as an 11-bit binary counter (PC0 to PC10), the program counter generates the addresses ofthe $2048 \times 16$ on-chip flash EEPROM containing the program instruction. When the jump or subroutine call instructions or the interrupt or initial reset conditions are to be executed, the address corresponding to the instruction will be loaded into the program counter. The format used is shown below.

| ITEM | ADDRESS | INTERRUPT PRIORITY |
| :--- | :---: | :---: |
| Initial Reset | 000 H | - |
| INT 0 (Divider0) | 004 H | 1st |
| INT 1 (Timer 0) | 008 H | 2nd |
| INT 2 (Port RC) | 00 CH | 3rd |
| INT 3 (Divider1 for W741C260; <br> INT pin for W741C250) | 014 H | 4th |
| INT 4 (Timer 1) | 020 H | 5th |
| JMP Instruction | XXXH | - |
| Subroutine Call | XXXH | - |

## Stack Register (STACK)

The stack register is organized as 11 -bit x 8 levels (first-in, last-out). When either a call subroutine or an interrupt is executed, the program counter will be pushed onto the stack register automatically. At the end of a call subroutine or an interrupt service subroutine, the RTN instruction must be executed to pop the contents of the stack register into the program counter. When the stack register is pushed over the eighth level, the contents of the first level will be lost. In other words, the stack register is always eight levels deep.

## Program Memory (flash EEPROM)

The flash EEPROM is used to store program codes; the look-up table is arranged as $2048 \times 4$ bits. The first three quarters of flash EEPROM ( 000 H to 5 FFH ) are used to store instruction codes only, but the last quarter ( 600 H to 7 FFH ) can store both instruction codes and the look-up table. Each look-up table element is composed of 4 bits, so the look-up table can be addressed up to 2048 elements. There are two registers (TABL and TABH) to be used in look-up table addressing and they are controlled by MOV TABH, R and MOV TABL, R instructions. When the instruction MOVC R is executed, the contents of the look-up table location address specified by TABH, TABL and ACC will be read and transferred to the data RAM. Refer to the instruction table for more details. The organization of the program memory is shown in Figure 1.


Figure 1. Program Memory Organization
Data Memory (RAM)

## 1. Architecture

The static data memory (RAM) used to store data is arranged as $128 \times 4$ bits. The data memory can be addressed directly or indirectly. The organization of the data memory is shown in Figure 2.


Figure 2. Data Memory Organization

The first sixteen addresses ( 00 H to 0 FH ) in the data memory are known as the working registers (WR). The other data memory is used as general memory and cannot operate directly with immediate data. The relationship between data memory locations and the page register (PAGE) in indirect addressing mode is described in the next section.

## 2. Page Register (PAGE)

The page register is organized as a 4-bit binary register. The bit descriptions are as follows:


Note: R/W means read/write available.

Bit 3 is reserved.
Bit 2, Bit 1, Bit 0 Indirect addressing mode preselect bits:

$$
\begin{aligned}
& 000=\text { Page } 0(00 \mathrm{H}-0 \mathrm{FH}) \\
& 001=\text { Page } 1(10 \mathrm{H}-1 \mathrm{FH}) \\
& 010=\text { Page } 2(20 \mathrm{H}-2 \mathrm{FH}) \\
& 011=\text { Page } 3(30 \mathrm{H}-3 \mathrm{FH}) \\
& 100=\text { Page } 4(40 \mathrm{H}-4 \mathrm{FH}) \\
& 101=\text { Page } 5(50 \mathrm{H}-5 \mathrm{FH}) \\
& 110=\text { Page } 6(60 \mathrm{H}-6 \mathrm{FH}) \\
& 111=\text { Page } 7(70 \mathrm{H}-7 \mathrm{FH})
\end{aligned}
$$

## Accumulator (ACC)

The accumulator (ACC) is a 4-bit register used to hold results from the ALU and transfer data between the memory, l/O ports, and registers.

## Arithmetic and Logic Unit (ALU)

This is a circuit which performs arithmetic and logic operations. The ALU provides the following functions:

- Logic operations: ANL, XRL, ORL
- Branch decisions: JB0, JB1, JB2, JB3, JNZ, JZ, JC, JNC, DSKZ, DSKNZ, SKB0, SKB1, SKB2, SKB3
- Shift operations: SHRC, RRC, SHLC, RLC
- Binary additions/subtractions: ADC, SBC, ADD, SUB, ADU, DEC, INC

After any of the above instructions are executed, the status of the carry flag (CF) and zero flag (ZF) is stored in the internal registers. Otherwise CF can be stored or be read out by executing MOVA R, CF or MOV CF, R.

## Clock Generator

The W741E260 provides two oscillation circuits, main-oscillator and sub-oscillator. The main-oscillator can select the crystal or RC oscillation circuit by option codes to generate the system clock through external connections. If a crystal oscillator is used, a crystal or a ceramic resonator must be connected to XIN1 and XOUT1, and a capacitor must be connected if an accurate frequency is needed. When the oscillator is used, a high-frequency clock ( 400 KHz to 4 MHz ) or low-frequency clock ( 32 KHz ) can be selected for the system clock by means of option codes. If the RC oscillator is used, a resistor must be connected to XIN1 and XOUT1, and the high/low frequency clock option must be selected to suit the operation frequency. The sub-oscillator must be connected to a 32.768 KHz crystal through XIN2 and XOUT2 external pins when the dual-clock operation mode is selected by option code. The connection is shown in Figure 3. One machine cycle consists of a four-state system clock sequence and can run up to $1 \mu \mathrm{~S}$ with a 4 MHz system clock.


Figure 3. System Clock Oscillator Configuration

## Dual-clock operation

This operation mode is selected by code option. In the dual-clock mode, the clock source of the LCD frequency selector should be the sub-oscillator clock ( 32768 Hz ) only. But in the single-clock mode, the clock source of the LCD frequency selector will be Fm or Fm/32 (Fm: main oscillator clock). So when the STOP instruction is executing, the LCD will be turned off in the single-clock mode; but the LCD will keep working in the dual-clock mode.
In this dual-clock mode, the normal operation is performed by generating the system clock from the main-oscillator clock (Fm). As required, the slow operation can be performed by generating the system clock from the sub-oscillator clock (Fs). The exchange of the normal operation and the slow operation is performed by resetting or setting the bit 0 of the system clock control register (SCR). If the SCR. 0 is reset to 0 , the clock source of the system clock generator is the main-oscillator clock; if the SCR. 0 is set to 1 , the clock source of the system clock generator is the sub-oscillator clock. In the dual-clock mode, the main-oscillator can stop oscillating when the STOP instruction is executing or the SCR. 1 is set to 1. But in the single-clock mode, only the STOP instruction can stop the main-oscillator oscillating, because the SCR would be disabled in the single-clock mode. Therefore, in single-clock mode, the clock source of the system clock generator is the main-oscillator clock ( $\mathrm{FOSC}=\mathrm{Fm}$ ).
When the SCR is set or reset, we must pay attention to the following:

1. X000B $\rightarrow$ X011B: Disable the main-oscillator (Fm) should not be done simultaneously with changing the system clock source (FOSC) from Fm to Fs. The FOSC should be changed first from Fm to Fs before the main-oscillator (Fm) is disabled. The correct sequence is: $\mathrm{X000B} \rightarrow \mathrm{X001B} \rightarrow \mathrm{X} 011 \mathrm{~B}$.
2. $\mathrm{X} 011 \mathrm{~B} \rightarrow \mathrm{X000B}$ : Enabling the main-oscillator ( Fm ) should not be done simultaneously with changing the Fosc from Fs into Fm. The main-oscillator (Fm) should be enabled first before a delay subroutine is called to allow the main-oscillator to oscillate stably. The FOSC can now be changed from Fs into Fm. The correct sequence is therefore $\mathrm{X011B} \rightarrow \mathrm{X001B} \rightarrow$ delay subroutine $\rightarrow \mathrm{X000B}$.
The suggested delay for Fm is 20 mS for 455 KHz ceramic resonator and 10 mS for 4 MHz crystal.
We must remember that the X 010 B state is inhibitive, because it will induce a system shutdown.
The organization of the dual-clock operation mode is shown below.


Figure 4. The Dual Clock Operation Mode Control Diagram


Note: W means write only.
Bit $0=0 \quad$ Main oscillator is selected (Fosc $=\mathrm{Fm})$
$=1$ Sub-oscillator is selected (Fosc =Fs)
Bit $1=0 \quad$ Enable Fm
= 1 Disable Fm
Bit 2 Reserved
Bit $3=0$ 14-bit Divider1 is selected
$=1 \quad 13$-bit Divider1 is selected

Dual clock operation mode:

- Sub-oscillator enable
- SCR. $0=0$, FOSC $=$ Fm
- Flcd = Fs, in STOP mode LCD work continue

Single clock operation mode:

- Sub-oscillator disable
- SCR not use, Main oscillator enable, Fosc = Fm
- Flcd = Fosc (Fosc/32), in STOP mode LCD off


## Divider

Each divider is organized as a 14-bit binary up-counter designed to generate periodic interrupts. When the main oscillator starts action, the Divider0 is incremented by each clock (FOSC). When an overflow occurs, the Divider0 event flag is set to 1 (EVF. $0=1$ ). The interrupt is executed if the Divider0 interrupt enable flag has been set (IEF. $0=1$ ), and the hold state is terminated if the hold release enable flag has been set (HEF. $0=1$ ). The last 4 -stage of the Divider0 can be reset by executing a CLR DIVR0 instruction. If the main oscillator is connected to the 32768 Hz crystal, the EVF. 0 will be set to 1 periodically at each 500 mS interval.

If the sub-oscillator is enabled, the Divider1 is incremented by each clock (Fs). When an overflow occurs, the Divider1 event flag is set to 1 (EVF. $4=1$ ). The interrupt is executed if the Divider1 interrupt enable flag has been set (IEF. $4=1$ ), and the hold state is terminated if the hold release enable flag has been set (HEF. $4=1$ ). There are two time periods ( $250 \mathrm{mS} \& 500 \mathrm{mS}$ ) that can be selected by setting the SCR. 3 bit. When SCR. $3=0$ (default), the 500 mS period time is selected; when SCR. $3=1$, the 250 mS period time is selected.

## Watchdog Timer (WDT)

The watchdog timer (WDT) is organized as a 4-bit up counter and is designed to protect the program from unknown errors. The WDT is enabled when the corresponding option code bit of the WDT is set to 1 . If the WDT overflows, the chip will be reset. At initial reset, the input clock of the WDT is Fosc/1024. The input clock of the WDT can be switched to Fosc/16384 (or Fosc/1024) by executing the SET PMF, \#08H (or CLR PMF, \#08H) instruction. The contents of the WDT can be reset by the instruction CLR WDT. In normal operation, the application program must reset WDT before it overflows. A WDT overflow indicates that the operation is not under control and the chip will be reset. The WDT minimun overflow period is 468.75 mS when the system clock (Fosc) is 32 KHz and WDT clock input is FOSC/1024. When the corresponding option code bit of the WDT is set to 0 , and the WDT function is disabled. The organization of the Divider0 and watchdog timer is shown in Figure 5


Figure 5. Organization of Divider0 and Watchdog Timer

## Parameter Flag (PMF)

The parameter flag is organized as a 4-bit binary register (PMF. 0 to PMF.3). The PMF is controlled by the SET PMF, \#I or CLR PMF, \#I instruction. The bit descriptions are as follows:


Note: W means write only.
Bit 0, Bit1, Bit2 Reserved
Bit $3=0$ The fundamental frequency of the watchdog timer is Fosc/1024.
$=1$ The fundamental frequency of the watchdog timer is FOSC/16384.

## Timer/Counter

## 1. Timer 0 (TMO)

Timer 0 (TMO) is a programmable 8-bit binary down-counter. The specified value can be loaded into TMO by executing the MOV TMOL (TMOH), R or MOV TMO, \#I instructions. When the MOV TMOL (TMOH), R instructions are executed, the TM0 will stop down-counting (if the TMO is down-counting), the MRO. 3 will be reset to 0 , and the specified value is loaded into TMO. If MRO. 3 is set to 1 , the event flag 1 (EVF.1) is reset and the TM0 starts to count. When it decrements to FFH, Timer 0 stops operating and generates an underflow (EVF. $1=1$ ). The interrupt is executed if the Timer 0 interrupt enable flag has been set (IEF. $1=1$ ); and the hold state is terminated if the hold release enable flag 1 has been set (HEF. $1=1$ ). The Timer 0 clock input can be set as Fosc/1024 or Fosc/4 by setting MR0.0 to 1 or by resetting MR0.0 to 0 . The default timer value is Fosc/4. The organization of Timer 0 is shown in Figure 6

If the Timer 0 clock input is Fosc/4:
Desired time interval $=($ preset value +1$) \times 4 \times 1$ Fosc
If the Timer 0 clock input is Fosc/1024:
Desired time interval $=($ preset value +1$) \times 1024 \times 1 /$ Fosc
Preset value: Decimal number of Timer 0 preset value, and
Fosc: Clock oscillation frequency


Figure 6. Organization of Timer 0

## 2. Timer 1 (TM1)

Timer 1 (TM1) is also a programmable 8-bit binary down counter, as shown in Figure Timer 1 can be used as a counter to count external events or to output an arbitrary frequency to the MFP pin. The input clock of Timer 1 can be one of three sources: Fosc/64, Fosc, or an external clock from the RC. 0 input pin. The source can be selected by setting bit 0 and bit 1 of mode register 1 (MR1). At initial reset, the Timer 1 clock input is Fosc. If an external clock is selected as the clock source of Timer 1, the content of Timer 1 is decreased by 1 at the falling edge of RC.0. When the MOV TM1L, R or MOV TM1H, R instruction is executed, the specified data are loaded into the auto-reload buffer and the TM1 down-counting will be disabled (i.e. MR1.3 is reset to 0 ). If the bit 3 of MR1 is set (MR1.3 $=1$ ), the contents of the auto-reload buffer will be loaded into the TM1 down counter, Timer 1 starts to down count, and the event flag 7 is reset (EVF. $7=0$ ). When the MOV TM1, \#l instruction is executed, the event flag 7 (EVF.7) and MR1.3 are reset and the specified value is loaded into auto-reload buffer and TM1 by the internal hardware, then the MR1.3 is set, that is the TM1 starts to count by the hardware. When the timer decrements to FFH, it will generate an underflow (EVF. $7=1$ ) and be auto-reloaded with the specified data, after which it will continue to count down. An interrupt is executed if the interrupt enable flag 7 has been set to 1 (IEF. $7=1$ ), and the hold state is terminated if the hold mode release enable flag 7 is set to 1 (HEF. $7=1$ ). The specified frequency of Timer 1 can be delivered to the MFP output pin by programming bit 2 of MR1. Bit 3 of MR1 can be used to make Timer 1 stop or start counting.
If the Timer 1 clock input is FT , then:

Desired timer interval $=($ preset value +1$) / \mathrm{FT}$
Desired frequency for MFP output pin $=\mathrm{FT} \div($ preset value +1$) \div 2(\mathrm{~Hz})$
Preset value: Decimal number of Timer 1 preset value, and
Fosc: Clock oscillation frequency


Figure 7. Organization of Timer 1
For example, when FT equals 32768 Hz , depending on the preset value of TM1, the MFP pin will output a single tone signal in the tone frequency range from 64 Hz to 16384 Hz . The relation between the tone frequency and the preset value of TM1 is shown in the table below.

|  |  | 3rd octave |  |  | 4th octave |  |  | 5th octave |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{c}\text { Tone } \\ \text { frequency }\end{array}$ <br> 130.81 <br> 130.81 | TM1 preset value \& MFP frequency |  | Tonefrequency | TM1 preset value \& MFP frequency |  | $\begin{gathered} \hline \begin{array}{c} \text { Tone } \\ \text { frequency } \end{array} \\ \hline 523.25 \end{gathered}$ | TM1 preset value \& MFP frequency |  |
|  | C |  | 7CH | 131.07 |  | 3EH | 260.06 |  | 1EH | 528.51 |
|  | C\# | 138.59 | 75H | 138.84 | 277.18 | 3AH | 277.69 | 554.37 | 1 CH | 564.96 |
| T | D | 146.83 | 6FH | 146.28 | 293.66 | 37H | 292.57 | 587.33 | 1BH | 585.14 |
|  | D\# | 155.56 | 68H | 156.03 | 311.13 | 34H | 309.13 | 622.25 | 19H | 630.15 |
| 0 | E | 164.81 | 62H | 165.49 | 329.63 | 31 H | 327.68 | 659.26 | 18H | 655.36 |
|  | F | 174.61 | 5DH | 174.30 | 349.23 | 2EH | 372.36 | 698.46 | 16H | 712.34 |
| N | F\# | 185.00 | 58 H | 184.09 | 369.99 | 2BH | 390.09 | 739.99 | 15H | 744.72 |
|  | G | 196.00 | 53H | 195.04 | 392.00 | 29H | 420.10 | 783.99 | 14H | 780.19 |
| E | G\# | 207.65 | 4EH | 207.39 | 415.30 | 26H | 443.81 | 830.61 | 13H | 819.20 |
|  | A | 220.00 | 49H | 221.40 | 440.00 | 24H | 442.81 | 880.00 | 12 H | 862.84 |
|  | A\# | 233.08 | 45 H | 234.05 | 466.16 | 22 H | 468.11 | 932.23 | 11H | 910.22 |
|  | B | 246.94 | 41H | 248.24 | 493.88 | 20 H | 496.48 | 987.77 | 10H | 963.76 |

Note: Central tone is A4 $(440 \mathrm{~Hz})$.

## Mode Register 0 (MRO)

Mode Register 0 is organized as a 4-bit binary register (MR0.0 to MRO.3). MRO can be used to control the operation of Timer 0 . The bit descriptions are as follows:


Note: W means write only.
Bit $0=0 \quad$ The fundamental frequency of Timer 0 is Fosc/4.
$=1$ The fundamental frequency of Timer 0 is FOSC/1024.
Bit $1 \&$ Bit 2 are reserved
Bit $3=0 \quad$ Timer 0 stops down-counting.
$=1$ Timer 0 starts down-counting.

## Mode Register 1 (MR1)

Mode Register 1 is organized as a 4-bit binary register (MR1.0 to MR1.3). MR1 can be used to control the operation of Timer 1. The bit descriptions are as follows:


Note: W means write only.

Bit $0=0 \quad$ The internal fundamental frequency of Timer 1 is Fosc.
$=1$ The internal fundamental frequency of Timer 1 is Fosc/64.
Bit $1=0$ The fundamental frequency source of Timer 1 is the internal clock.
$=1$ The fundamental frequency source of Timer 1 is the external clock from RC. 0 input pin.
Bit $2=0$ The specified waveform of the MFP generator is delivered at the MFP output pin.
$=1$ The specified frequency of Timer 1 is delivered at the MFP output pin.
Bit $3=0$ Timer 1 stops down-counting.
$=1$ Timer 1 starts down-counting.

## Input/Output Ports RA, RB

Port RA consists of pins RA. 0 to RA. 3 and Port RB consists of pins RB. 0 to RB.3. At initial reset, input/output ports RA and RB are both in input mode. When RA and RB are used as output ports, CMOS or NMOS open drain output type can be selected by the PMO register. Each pin of port RA or RB can be specified as input or output mode independently by the PM1 and PM2 registers. The MOVA R, RA or MOVA R, RB instructions operate the input functions and the MOV RA, R or MOV RB, R operate the output functions. For more details, refer to the instruction table and Figure 8 .


Figure 8. Architecture of Input/Output Pins

## Port Mode 0 Register (PMO)

The port mode 0 register is organized as 4-bit binary register (PM0.0 to PM0.3). PM0 can be used to determine the structure of the input/output ports; it is controlled by the MOV PMO, \#l instruction. The bit descriptions are as follows:


Note: W means write only.

Bit $0=0$ RA port is CMOS output type. Bit $0=1$ RA port is NMOS open drain output type.
Bit $1=0$ RB port is CMOS output type. Bit $1=1$ RB port is NMOS open drain output type.
Bit $2=0$ RC port pull-high resistor is disabled. Bit $2=1 \quad R C$ port pull-high resistor is enabled.
Bit $3=0$ RD port pull-high resistor is disabled. Bit $3=1$ RD port pull-high resistor is enabled.

## Port Mode 1 Register (PM1)

The port mode 1 register is organized as 4-bit binary register (PM1.0 to PM1.3). PM1 can be used to control the input/output mode of port RA. PM1 is controlled by the MOV PM1, \#I instruction. The bit descriptions are as follows:

|  | 3 |  | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |
| PM1 | w | w | w | w |
|  |  |  |  |  |

Note: W means write only.

Bit $0=0$ RA. 0 works as output pin; Bit $0=1$ RA. 0 works as input pin
Bit $1=0$ RA. 1 works as output pin; Bit $1=1$ RA. 1 works as input pin
Bit $2=0$ RA. 2 works as output pin; Bit $2=1$ RA. 2 works as input pin
Bit $3=0$ RA. 3 works as output pin; Bit $3=1$ RA. 3 works as input pin
At initial reset, port RA is input mode (PM1 = 1111B).

## Port Mode 2 Register (PM2)

The port mode 2 register is organized as 4-bit binary register (PM2.0 to PM2.3). PM2 can be used to control the input/output mode of port RB. PM2 is controlled by the MOV PM2, \#I instruction. The bit descriptions are as follows:


Note: W means write only.

Bit $0=0 \quad$ RB. 0 works as output pin; Bit $0=1$ RB. 0 works as input pin
Bit $1=0$ RB. 1 works as output pin; Bit $1=1$ RB. 1 works as input pin
Bit $2=0$ RB. 2 works as output pin; Bit $2=1$ RB. 2 works as input pin
Bit $3=0$ RB. 3 works as output pin; Bit $3=1$ RB. 3 works as input pin
At initial reset, the port RB is input mode ( $\mathrm{PM} 2=1111 \mathrm{~B}$ ).

## Input Ports RC \& RD

Port RC consists of pins RC. 0 to RC.3, and port RD consists of pins RD. 0 to RD.3. Each pin of port RC and port RD can be connected to a pull-up resistor, which is controlled by the port mode 0 register (PMO). When the PEF, HEF, and IEF corresponding to the RC port are set, a signal change on the specified pins of port RC will execute the hold mode release or interrupt subroutine. Port status register 0 (PSR0) records the status of ports RC, i.e., any signal changes on the pins that make up the port. PSR0 can be read out and cleared by the MOV R, PSR0, and CLR PSR0 instructions. In addition, the falling edge signal on the pin of port RC specified by the instruction MOV SEF, \#l will cause the device to exit the stop mode. Refer to Figure 9 and the instruction table for more details. The RD port is used as input port only, it has no hold mode release, wake-up stop mode or interrupt functions.

## Port Status Register 0 (PSRO)

Port status register 0 is organized as 4-bit binary register (PSR0.0 to PSR0.3). PSR0 can be read or cleared by the MOVA R, PSRO, and CLR PSRO instructions. The bit descriptions are as follows:

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| PSR0 | R | R | R | R |

Note: R means read only.

Bit $0=1 \quad$ Signal change at RC. 0
Bit $1=1 \quad$ Signal change at RC. 1
Bit $2=1 \quad$ Signal change at RC. 2
Bit $3=1 \quad$ Signal change at RC. 3

## Port Enable Flag (PEF)

The port enable flag is organized as 4-bit binary register (PEF. 0 to PEF.3). Before port RC may be used to release the hold mode or perform interrupt function, the content of the PEF must be set first. The PEF is controlled by the MOV PEF, \#l instruction. The bit descriptions are as follows:

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| PEF | w | w | w | w |

Note: W means write only.

PEF.0: Enable/disable the signal change at pin RC. 0 to release hold mode or perform interrupt.
PEF.1: Enable/disable the signal change at pin RC. 1 to release hold mode or perform interrupt.
PEF.2: Enable/disable the signal change at pin RC. 2 to release hold mode or perform interrupt.
PEF.3: Enable/disable the signal change at pin RC. 3 to release hold mode or perform interrupt.


Figure 9. Architecture of Input Port RC

## Output Port RE

When the MOV RE, R instruction is executed, the data in the RAM will be output to port RE and it provides a high sink current to drive LEDs.

## MFP Output Pin (MFP)

The MFP output pin can output the Timer 1 clock or the modulation frequency; the output of the pin is determined by mode register 1 (MR1). The configuration of MFP is shown in Figure 9. When bit 2 of MR1 is reset to " 0, " the MFP output can deliver a modulation output in any combination of one signal from among DC, $4096 \mathrm{~Hz}, 2048 \mathrm{~Hz}$, and one or more signals from among $128 \mathrm{~Hz}, 64 \mathrm{~Hz}, 8 \mathrm{~Hz}, 4 \mathrm{~Hz}, 2$ Hz , or 1 Hz (when using a 32.768 KHz crystal). The MOV MFP, \#I instruction is used to specify the

W741E260
modulation output combination. The data specified by the 8 -bit operand and the MFP output pin are shown below.
(Fosc = 32.768 KHz )

| R7 R6 | R5 | R4 | R3 | R2 | R1 | R0 | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | Low level |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 128 Hz |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 64 Hz |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 8 Hz |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 4 Hz |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 2 Hz |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 1 Hz |
| 01 | 0 | 0 | 0 | 0 | 0 | 0 | High level |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 128 Hz |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 64 Hz |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 8 Hz |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 4 Hz |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 2 Hz |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 1 Hz |
| 10 | 0 | 0 | 0 | 0 | 0 | 0 | 2048 Hz |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 2048 Hz * 128 Hz |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 2048 Hz * 64 Hz |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 2048 Hz * 8 Hz |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 2048 Hz * 4 Hz |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 2048 Hz * 2 Hz |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 2048 Hz * 1 Hz |
| 11 | 0 | 0 | 0 | 0 | 0 | 0 | 4096 Hz |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 4096 Hz * 128 Hz |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 4096 Hz * 64 Hz |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 4096 Hz * 8 Hz |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 4096 Hz * 4 Hz |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 4096 Hz * 2 Hz |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 4096 Hz * 1 Hz |

## Interrupts

The W741E260 provides four internal interrupt sources (Divider 0, Divider 1, Timer 0, Timer 1) and one external interrupt source (port RC) for W741C260 body or three internal interrupt sources (Divider 0, Timer 0, Timer 1) and two external interrupt sources ( port RC, INT pin) for W741C250 body. Vector addresses for each of the interrupts are located in the range of program memory (ROM) addresses 004 H to 020 H . The flags IEF, PEF, and EVF are used to control the interrupts. When EVF is set to "1" by hardware and the corresponding bits of IEF and PEF have been set by software, an interrupt is generated. When an interrupt occurs, all of the interrupts are inhibited until the EN INT or MOV IEF, \#I instruction is invoked. The interrupts can also be disabled by executing the DIS INT instruction. When an interrupt is generated in hold mode, the hold mode will be released momentarily and interrupt subroutine will be executed. After the RTN instruction is executed in an interrupt subroutine, the $\mu \mathrm{C}$ will enter hold mode again. The operation flow chart is shown in Figure 11. The control diagram is shown below.


Figure 10. Interrupt Event Control Diagram

## Interrupt Enable Flag (IEF)

The interrupt enable flag is organized as an 8-bit binary register (IEF. 0 to IEF.7). These bits are used to control the interrupt conditions. It is controlled by the MOV IEF, \#I instruction. When one of these interrupts is accepted, the corresponding to the bit of the event flag will be reset, but the other bits are unaffected. In interrupt subroutine, these interrupts will be disabled till the instruction MOV IEF, \#I or EN INT is executed again. Otherwise, these interrupts can be disabled by executing DIS INT instruction. The bit descriptions are as follows:


Note: W means write only.

IEF. $0=1$ Interrupt 0 is accepted by overflow from the Divider 0.
IEF. $1=1$ Interrupt 1 is accepted by underflow from the Timer 0.
IEF. 2 = 1 Interrupt 2 is accepted by a signal change at port RC.
IEF. 3 is reserved.
IEF. $4=1$ Interrupt 4 is accepted by overflow from the Divider 1 for W741C260 body.
Interrupt 4 is accepted by a falling edge signal at the $\overline{\mathrm{INT}}$ pin for W741C250 body.
IEF. 5 \& IEF. 6 are reserved.
IEF. $7=1$ Interrupt 7 is accepted by underflow from Timer 1.

## Stop Mode Operation

In stop mode, all operations of the $\mu \mathrm{C}$ cease (excluding the operation of the sub-oscillator and divider 1 when the dual-clock operation mode is selected). The $\mu \mathrm{C}$ enters stop mode when the STOP instruction is executed and exits stop mode when an external trigger is activated (by a falling signal on the RC port for W741C260 body or by a falling signal on the RC port or a low level on the INT pin for W741C250 body). When the designated signal is accepted, the $\mu \mathrm{C}$ awakens and executes the next instruction (if the corresponding bits of IEF and PEF have been set, It will enter the interrupt service routine after stop mode released). To prevent erroneous execution, the NOP instruction should follow the STOP command. But In the dual-clock slow operation mode, the STOP instruction will disable the main-oscillator oscillating; the $\mu \mathrm{C}$ system is still operated by the sub-oscillator.

## Stop Mode Wake-up Enable Flag for RC Port (SEF)

The stop mode wake-up flag for port RC is organized as an 4-bit binary register (SEF. 0 to SEF.3). Before port RC may be used to make the device exit the stop mode, the content of the SEF must be set first. The SEF is controlled by the MOV SEF, \#l instruction. The bit descriptions are as follows:


Note: W means write only.

SEF. $0=1$ Device will exit stop mode when falling edge signal is applied to pin RC. 0
SEF. $1=1$ Device will exit stop mode when falling edge signal is applied to pin RC. 1
SEF. 2 = 1 Device will exit stop mode when falling edge signal is applied to pin RC. 2
SEF. $3=1$ Device will exit stop mode when falling edge signal is applied to pin RC. 3

## Hold Mode Operation

In hold mode, all operations of the $\mu \mathrm{C}$ cease, except for the operation of the oscillator, Timer, Divider and LCD driver. The $\mu \mathrm{C}$ enters hold mode when the HOLD instruction is executed. The hold mode can be released in one of five ways: by the action of timer 0 , timer 1 , divider 0 , divider 1 , the RC port. Before the device enters the hold mode, the HEF, PEF, and IEF flags must be set to define the hold mode release conditions. For more details, refer to the instruction-set table and the following flow chart.


Note: The bit of EVF corresponding to the interrupt signal will be reset.

Figure 11. Hold Mode and Interrupt Operation Flow Chart

## Hold Mode Release Enable Flag (HEF)

The hold mode release enable flag is organized as an 8-bit binary register (HEF. 0 to HEF.7). The HEF is used to control the hold mode release conditions. It is controlled by the MOV HEF, \#l instruction. The bit descriptions are as follows:


Note: W means write only.
HEF. $0=1$ Overflow from the Divider 0 causes Hold mode to be released.
HEF. $1=1$ Underflow from Timer 0 causes Hold mode to be released.
HEF. $2=1$ Signal change at port RC causes Hold mode to be released.
HEF. 3 is reserved.
HEF. 4 = 1 Overflow from the Divider 1 causes Hold mode to be released for W741C260 body.
Falling edge signal at the $\overline{\mathrm{NT}}$ pin causes Hold mode to be released for W741C250 body.
HEF. 5 \& HEF. 6 are reserved.
HEF. 7 = 1 Underflow from Timer 1 causes Hold mode to be released.

## Hold Mode Release Condition Flag (HCF)

The hold mode release condition flag is organized as a 8-bit binary register (HCF. 0 to HCF.7). It indicates by which interrupt source the hold mode has been released, and is loaded by hardware. The HCF can be read out by the MOVA R, HCFL and MOVA R, HCFH instructions. When any of the HCF bits is " 1, " the hold mode will be released and the HOLD instruction is invalid. The HCF can be reset by the CLR EVF or MOV HEF, \#I (HEF = 0) instructions. When EVF and HEF have been reset, the corresponding bit of HCF is reset simultaneously. The bit descriptions are as follows:

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HCF | - | - | R | R | - | R | R | R |

Note: R means read only.
HCF. $0=1$ Hold mode was released by overflow from the divider 0 .
HCF. $1=1$ Hold mode was released by underflow from the timer 0 .
HCF. $2=1$ Hold mode was released by a signal change at port RC.
HCF. 3 is reserved.
HCF. $4=1$ Hold mode was released by overflow from the divider 1 for W741C260 body.
Hold mode was released by a falling edge signal at the $\overline{\text { INT }}$ pin for W741C250 body.
HCF. $5=1$ Hold mode was released by underflow from the timer 1 .
HCF. 6 and HCF. 7 are reserved.

## Event Flag (EVF)

The event flag is organized as a 8-bit binary register (EVF. 0 to EVF.7). It is set by hardware and reset by CLR EVF, \#I instruction or the occurrence of an interrupt. The bit descriptions are as follows:

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EVF | R | - | - | R | - | R | R | R |

Note: R means read only.

EVF. $0=1$ Overflow from divider 0 occurred.
EVF. $1=1$ Underflow from timer 0 occurred.
EVF. $2=1$ Signal change at port RC occurred.
EVF. 3 is reserved.
EVF. 4 = 1 Overflow from divider 1 occurred for W741C260 body.
Falling edge signal at the $\overline{\mathrm{INT}}$ pin occurred for W741C250 body.
EVF. 5 \& EVF. 6 are reserved.
EVF. 7 = 1 Underflow from Timer 1 occurred.

## Reset Function

The W741E260 is reset either by a power-on reset or by using the external RES pin. The initial state of the W741E260 after the reset function is executed is described below.

| Program Counter (PC) | 000 H |
| :--- | :--- |
| TM0, TM1 | Reset |
| MR0, MR1, PAGE registers | Reset |
| PSR0 registers | Reset |
| IEF, HEF, HCF, PEF, EVF, SEF flags | Reset |
| SCR register | Reset |
| Timer 0 input clock | Fosc/4 |
| Timer 1 input clock | FosC |
| MFP output | Low |
| Input/output ports RA, RB | Input mode |
| Output port RE | High |
| RA \& RB ports output type | CMOS type |
| RC \& RD ports pull-high resistors | Disable |
| Input clock of the watchdog timer | Fosc/1024 |
| LCD display | OFF |
| Segment output mode | LCD drive output |

## LCD Controller/Driver

The W741E260 can directly drive an LCD with 32 segment output pins and 4 common output pins for a total of $32 \times 4$ dots. Option codes can be used to select one of five options for the LCD driving mode: static, $1 / 2$ Bias $1 / 2$ duty, $1 / 2$ Bias $1 / 3$ duty, $1 / 3$ Bias $1 / 3$ duty, or $1 / 3$ Bias $1 / 4$ duty (see Figure 13). The alternating frequency of the LCD can be set as Fw/64, Fw/128, Fw/256, or Fw/512. In addition, option codes can also be used to set up four of the LCD driver output pins (segment 0 to segment 31) as a DC output port. The structure of the LCD alternating frequency (FLCD) is shown in Figure 12.


Figure 12. LCD Alternating Frequency (FLCD) Circuit Diagram


Figure 13. LCD Driver/Controller Circuit Diagram

When $\mathrm{Fw}=32.768 \mathrm{KHz}$, the LCD frequency is as shown in the table below.

| LCD Frequency | Static | 1/2 Duty | 1/3 Duty | 1/4 Duty |
| :--- | :---: | :---: | :---: | :---: |
| Fw/512 $(64 \mathrm{~Hz})$ | 64 | 32 | 21 | 16 |
| $\mathrm{Fw} / 256(128 \mathrm{~Hz})$ | 128 | 64 | 43 | 32 |
| $\mathrm{Fw} / 128(256 \mathrm{~Hz})$ | 256 | 128 | 85 | 64 |
| $\mathrm{Fw} / 64(512 \mathrm{~Hz})$ | 512 | 256 | 171 | 128 |

Corresponding to the 32 LCD drive output pins, there are 32 LCD data RAM segments (LCDROO to LCDR1F). Instructions such as MOV LCDR, \#; MOV WR, LCDR; MOV LCDR, WR; and MOV LCDR, ACC are used to control the LCD data RAM. The data in the LCD data RAM are transferred to the segment output pins automatically without program control. When the bit value of the LCD data RAM is "1," the LCD is turned on. When the bit value of the LCD data RAM is " 0, , LCD is turned off. The contents of the LCD data RAM (LCDR) are sent out through the segment0 to segment31 pins by a direct memory access. The relation between the LCD data RAM and segment/common pins is shown below.

|  |  | COM3 | COM2 | COM1 | COM0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LCD Data RAM | Output Pin | bit 3 | bit 2 | bit 1 | bit 0 |
| LCDR00 | SEG0 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |
| LCDR01 | SEG1 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| LCDR1E | SEG30 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |
| LCDR1F | SEG31 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |

The LCDON instruction turns the LCD display on (even in HOLD mode), and the LCDOFF instruction turns the LCD display off. At initial reset, all the LCD segments are lit. When the initial reset state ends, the LCD display is turned off automatically. To turn on the LCD display, the instruction LCDON must be executed. When the drive output pins are used as DC output ports (setting by option codes, please refer the user's manual of ASM741S assembler for more detail), CMOS output type or NMOS output type can be selected by executing the instruction MOV LCDM, \#I. The relationship between the LCD data RAM and segment/common pins is shown below. The data in LCDR00 are transferred to the corresponding segment output port (SEG3 to SEGO) by a direct memory access. The other LCD data RAM segments can be used as normal data RAM to store data.

| LCD Data RAM | Output Pin | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| LCDR00 | SEG3-SEG0 | SEG3 | SEG2 | SEG1 | SEG0 |
| LCDR03-LCDR01 | - | - | - | - | - |
| LCDR04 | SEG7-SEG4 | SEG7 | SEG6 | SEG5 | SEG4 |
| LCDR07-LCDR05 | - | - | - | - | - |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| . | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |  |
| LCDR1C | SEG31-SEG30 | SEG31 | SEG30 | SEG29 | SEG28 |
| LCDR1F-LCDR1D | - | - | - | - | - |

The relationship between the LCD drive mode and the maximum number of drivable LCD segments is shown below.

| LCD Drive Mode | Max. Number of Drivable <br> LCD Segment | Connection at <br> Power Input |
| :--- | :---: | :---: |
| STATIC | 32 (COM0) | Connect VDD3, VDD2 to VDD1 |
| $1 / 2$ Bias $1 / 2$ Duty | 64 (COM0-COM1) | Connect VDD3 to VDD2 |
| $1 / 2$ Bias $1 / 3$ Duty | 96 (COM0-COM2) | Connect VDD3 to VDD2 |
| $1 / 3$ Bias $1 / 3$ Duty | 96 (COM0-COM2) | - |
| $1 / 3$ Bias $1 / 4$ Duty | 128 (COM0-COM3) | - |

## LCD Output Mode Type Flag (LCDM)

The LCD output mode type flag is organized as an 8-bit binary register (LCDM. 0 to LCDM.7). These bits are used to control the LCD output pins architecture. When LCD output pins are set to DC output mode by option codes, the architecture of these output pins (segment 0 to segment 31) can be selected as CMOS or NMOS type. It is controlled by the MOV LCDM, \#l instruction. The bit descriptions are as follows:

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCDM | w | w | w | w | w | w | w | w |

Note: W means write only.
LCDM. $0=0$ SEG0 to SEG3 work as CMOS output type.
$=1$ SEG0 to SEG3 work as NMOS output type.
LCDM. $1=0$ SEG4 to SEG7 work as CMOS output type.
= 1 SEG4 to SEG7 work as NMOS output type.
LCDM. $2=0$ SEG8 to SEG11 work as CMOS output type.
= 1 SEG8 to SEG11 work as NMOS output type.
LCDM. 3 = 0 SEG12 to SEG15 work as CMOS output type.
= 1 SEG12 to SEG15 work as NMOS output type.
LCDM. $4=0$ SEG16 to SEG19 work as CMOS output type.
$=1$ SEG16 to SEG19 work as NMOS output type.
LCDM. $5=0$ SEG20 to SEG23 work as CMOS output type.
= 1 SEG20 to SEG23 work as NMOS output type.
LCDM. $6=0$ SEG24 to SEG27 work as CMOS output type.
= 1 SEG24 to SEG27 work as NMOS output type.
LCDM. $7=0$ SEG28 to SEG31 work as CMOS output type.
$=1$ SEG28 to SEG31 work as NMOS output type.
The output waveforms for the five LCD driving modes are shown below.

## Static Lighting System (Example)

Normal Operating Mode
COMO

| Unlit LCD driver |
| :---: |
| outputs |
| Lit LCD driver |
| outputs |

## 1/2 Bias 1/2 duty Lighting System (Example)

Normal Operating Mode


1/2 Bias 1/2 duty Lighting System (Example) - Normal Operating Mode, continued

| LCD driver |
| :--- |
| outputs for |
| only seg. on |
| COM1 side |
| being lit |
| LCD driver <br> outputs for <br> seg. on COM0, <br> COM1 sides <br> being lit |

## 1/2 Bias $1 / 3$ duty Lighting System (Example)

Normal Operating Mode


1/2 Bias 1/3 duty Lighting System (Example) - Normal Operating Mode, continued
LCD driver
outputs for only
seg. n COM2
side being lit

| LCD driver |
| :--- |
| outputs for only |
| seg. on COM0,2 |
| sides being lit |

## 1/3 Bias $1 / 3$ duty Lighting System (Example)

Normal Operating Mode


1/3 Bias $1 / 3$ duty Lighting System (Example) - Normal Operating Mode, continued


1/3 Bias $1 / 4$ duty Lighting System (Example)
Normal Operating Mode


1/3 Bias 1/4 duty Lighting System (Example) - Normal Operating Mode, continued


## W741E260

## Nivinbond <br> Electronics Corp.

The power connections for each LCD driving mode, which are determined by a mask option, are shown below.


Publication Release Date: March 1998

LCD Configuration, continued


## EEPROM Program/Erase Description

The built-in program code memory of the W741E260 is the EEPROM structure. This memory can be programmed, erased and verified through the VPP, MODE and DATA pins. The on board program/erase connection is shown below.


Figure 14. The W741E260 Program/Erase Configuration

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
| :--- | :---: | :---: |
| Supply Voltage to Ground Potential | -0.3 to +7.0 | V |
| Applied Input/Output Voltage | -0.3 to +7.0 | V |
| Power Dissipation | 120 | mW |
| Ambient Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

## DC CHARACTERISTICS

(VDD-Vss $=3.0 \mathrm{~V}, \mathrm{Fm}=4.19 \mathrm{MHz}, \mathrm{Fs}=32.768 \mathrm{KHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{LCD}$ on; unless otherwise specified)

| PARAMETER | SYM. | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Op. Voltage | VDD | - | 2.4 | - | 5.5 | V |
| Op. Current (Crystal type) | IOP1 | No load (Ext-V) In dual-clock normal operation | - | 0.6 | 2.5 | mA |
| Op. Current (RC type) | IOP2 | No load (Ext-V) In dual-clock normal operation | - | 1 | 4 | mA |
| Op. Current (Crystal type) | IOP3 | No load (Ext-V) In dual-clock slow operation and Fm is stopped | - | 8.5 | 20 | $\mu \mathrm{A}$ |
| Hold Current (Crystal type) | IHM1 | Hold mode No load (Ext-V) In dual-clock normal operation | - | 280 | 450 | $\mu \mathrm{A}$ |
| Hold Current (RC type) | IHM2 | Hold mode No load (Ext-V) In dual-clock normal operation | - | 500 | 600 | $\mu \mathrm{A}$ |
| Hold Current (Crystal type) | IHM3 | Hold mode No load (Ext-V) In dual-clock slow operation and Fm is stopped | - | 4.0 | 6 | $\mu \mathrm{A}$ |
| Stop Current (Crystal type) | ISM1 | Stop mode No load (Ext-V) In dual-clock normal operation | - | 4.0 | 6 | $\mu \mathrm{A}$ |
| Stop Current (Crystal type) | ISM2 | Stop mode No load (Ext-V) In single-clock operation | - | 0.1 | 2 | $\mu \mathrm{A}$ |
| Input Low Voltage | VIL | - | Vss | - | $\begin{gathered} 0.3 \\ \text { VDD } \end{gathered}$ | V |

DC Characteristics, continued

| PARAMETER | SYM. | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | VIH | - | $\begin{gathered} 0.7 \\ \text { VDD } \end{gathered}$ | - | VDD | V |
| MFP Output Low Voltage | VML | $\mathrm{IOL}=3.5 \mathrm{~mA}$ | - | - | 0.4 | V |
| MFP Output High Voltage | VmH | $\mathrm{IOH}=3.5 \mathrm{~mA}$ | 2.4 | - | - | V |
| Port RA, RB Output Low Voltage | VABL | $\mathrm{IOL}=2.0 \mathrm{~mA}$ | - | - | 0.4 | V |
| Port RA, RB Output high Voltage | VABH | $\mathrm{IOH}=2.0 \mathrm{~mA}$ | 2.4 | - | - | V |
| LCD Supply Current | ILCD | All Seg. ON | - | - | 6 | $\mu \mathrm{A}$ |
| SEGO-SEG31 Sink <br> Current <br> (Used as LCD output) | IOL1 | $\begin{aligned} & \mathrm{VOL}=0.4 \mathrm{~V} \\ & \mathrm{VLCD}=0.0 \mathrm{~V} \end{aligned}$ | 0.4 | - | - | $\mu \mathrm{A}$ |
| SEG0-SEG31 Drive Current (Used as LCD output) | IOH 1 | $\begin{aligned} & \mathrm{VOH}=2.4 \mathrm{~V} \\ & \mathrm{VLCD}=3.0 \mathrm{~V} \end{aligned}$ | 0.3 | - | - | $\mu \mathrm{A}$ |
| Segment output low voltage <br> (Used as DC output) | VSL | $\mathrm{IOL}=0.6 \mathrm{~mA}$ | - | - | 0.4 | V |
| Segment output high voltage (Used as DC output) | VSH | $\mathrm{IOH}=3 \mu \mathrm{~A}$ | 2.4 | - | - | V |
| Port RE Sink Current | IEL | $\mathrm{VOL}=0.9 \mathrm{~V}$ | 9 | - | - | mA |
| Port RE Source Current | IEH | $\mathrm{VOH}=2.4 \mathrm{~V}$ | 0.4 | 1.2 | - | mA |
| Input Port Pull-up Resistor | Rcd | Port RC, RD | 100 | 350 | 1000 | $\mathrm{K} \Omega$ |
| $\overline{\text { INT Pull-up Resistor }}$ | RINT | - | 50 | 250 | 1000 | $\mathrm{K} \Omega$ |
| $\overline{\text { RES }}$ Pull-up Resistor | Rres | - | 20 | 100 | 500 | $\mathrm{K} \Omega$ |
| VPP Pull-down Resistor | RVPP | $V D D=5 \mathrm{~V}$ | 1.5 | 2 | 2.5 | $\mathrm{M} \Omega$ |
| MODE Pull-down Resistor | Rmode | $\mathrm{VDD}=5 \mathrm{~V}$ | 1.5 | 2 | 2.5 | $\mathrm{M} \Omega$ |
| DATA Pull-down Resistor | Rdata | $V D D=5 \mathrm{~V}$ | 50 | 100 | 150 | $\mathrm{K} \Omega$ |

## AC CHARACTERISTICS

(Vdd-Vss $=3.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$; unless otherwise specified)

| PARAMETER | SYM. | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Op. Frequency | Fosc | RC type | - | - | 4000 | KHz |
|  |  | Crystal type 1 (Option low speed type) | - | 32.768 | - |  |
|  |  | Crystal type 2 (Option high speed type) | 400 | - | 4190 |  |
| Frequency Deviation by Voltage Drop for RC Oscillator | $\frac{\Delta f}{f}$ | $\frac{f(3 V)-f(2.4 V)}{f(3 V)}$ | - | - | 10 | \% |
| Instruction Cycle Time | TI | One machine cycle | - | 4/Fosc | - | mS |
| Reset Active Width | Traw | Fosc $=32.768 \mathrm{KHz}$ | 1 | - | - | $\mu \mathrm{S}$ |
| Interrupt Active Width | Tıaw | Fosc $=32.768 \mathrm{KHz}$ | 1 | - | - | $\mu \mathrm{S}$ |

## PAD ASSIGNMENT AND POSITIONS



Note: The chip substrate must be connected to system ground (Vss).

## W741E260

| PAD NO. | PAD NAME | X | Y | PAD NO. | PAD NAME | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | RE2 | -1227.80 | 1810.50 | 38 | SEG28 | 1226.20 | -1913.80 |
| 2 | RE3 | -1227.80 | 1680.50 | 39 | SEG29 | 1226.20 | -1783.80 |
| 3 | Vss | -1227.80 | 1550.50 | 40 | SEG30 | 1226.20 | -1653.80 |
| 4 | VPP | -1223.25 | 1079.40 | 41 | SEG31 | 1226.20 | -1523.80 |
| 5 | DATA | -1234.80 | 656.85 | 42 | VDD3 | 1226.20 | -1393.80 |
| 6 | COM3 | -1227.80 | 36.20 | 43 | VDD2 | 1226.20 | -1263.80 |
| 7 | COM2 | -1227.80 | -93.80 | 44 | VDD1 | 1226.20 | -1133.80 |
| 8 | COM1 | -1227.80 | -223.80 | 45 | DH2 | 1226.20 | -1003.80 |
| 9 | COM0 | -1227.80 | -353.80 | 46 | DH1 | 1226.20 | -873.80 |
| 10 | SEG0 | -1227.80 | -483.80 | 47 | MODE | 1226.20 | -112.50 |
| 11 | SEG1 | -1227.80 | -613.80 | 48 | Xout2 | 1226.20 | 640.50 |
| 12 | SEG2 | -1227.80 | -743.80 | 49 | XIN2 | 1226.20 | 770.50 |
| 13 | SEG3 | -1227.80 | -873.80 | 50 | VDD | 1226.20 | 900.50 |
| 14 | SEG4 | -1227.80 | -1003.80 | 51 | Xout1 | 1226.20 | 1030.50 |
| 15 | SEG5 | -1227.80 | -1133.80 | 52 | XIN1 | 1226.20 | 1160.50 |
| 16 | SEG6 | -1227.80 | -1263.80 | 53 | RES | 1226.20 | 1290.50 |
| 17 | SEG7 | -1227.80 | -1393.80 | 54 | INT | 1226.20 | 1420.50 |
| 18 | SEG8 | -1227.80 | -1523.80 | 55 | MFP | 1226.20 | 1550.50 |
| 19 | SEG9 | -1227.80 | -1653.80 | 56 | RAO | 1226.20 | 1680.50 |
| 20 | SEG10 | -1227.80 | -1783.80 | 57 | RA1 | 1226.20 | 1810.50 |
| 21 | SEG11 | -1227.80 | -1913.80 | 58 | RA2 | 1040.30 | 2141.70 |
| 22 | SEG12 | -975.80 | -2163.80 | 59 | RA3 | 910.30 | 2141.70 |
| 23 | SEG13 | -845.80 | -2163.80 | 60 | RB0 | 780.30 | 2141.70 |
| 24 | SEG14 | -715.80 | -2163.80 | 61 | RB1 | 650.30 | 2141.70 |
| 25 | SEG15 | -585.80 | -2163.80 | 62 | RB2 | 520.30 | 2141.70 |
| 26 | SEG16 | -455.80 | -2163.80 | 63 | RB3 | 390.30 | 2141.70 |
| 27 | SEG17 | -325.80 | -2163.80 | 64 | RC0 | 260.30 | 2141.70 |
| 28 | SEG18 | -195.80 | -2163.80 | 65 | RC1 | 130.30 | 2141.70 |
| 29 | SEG19 | -65.80 | -2163.80 | 66 | RC2 | 0.30 | 2141.70 |
| 30 | SEG20 | 64.20 | -2163.80 | 67 | RC3 | -129.70 | 2141.70 |
| 31 | SEG21 | 194.20 | -2163.80 | 68 | RD0 | -259.70 | 2141.70 |
| 32 | SEG22 | 324.20 | -2163.80 | 69 | RD1 | -389.70 | 2141.70 |
| 33 | SEG23 | 454.20 | -2163.80 | 70 | RD2 | -519.70 | 2141.70 |
| 34 | SEG24 | 584.20 | -2163.80 | 71 | RD3 | -649.70 | 2141.70 |
| 35 | SEG25 | 714.20 | -2163.80 | 72 | RE0 | -779.70 | 2141.70 |
| 36 | SEG26 | 844.20 | -2163.80 | 73 | RE1 | -909.70 | 2141.70 |
| 37 | SEG27 | 974.20 | -2163.80 |  |  |  |  |

linubond
Electronics Corp.

TYPICAL APPLICATION CIRCUIT


## INSTRUCTION SET TABLE

## Symbol Description

ACC: Accumulator
ACC.n: $\quad$ Accumulator bit n
WR: Working Register
PAGE: Page Register
MRO: Mode Register 0
MR1: Mode Register 1
PMO: Port Mode 0
PM1: Port Mode 1
PM2: Port Mode 2
PSR0: Port Status Register 0
PSR1: Port Status Register 1
$R$ : Memory (RAM) of address R
LCDR: LCD data RAM of address LDR
R.n: $\quad$ Memory bit $n$ of address $R$

I: Constant parameter
L: Branch or jump address
CF: Carry Flag
ZF: Zero Flag
PC: Program Counter
TMOL: Low nibble of the Timer 0 counter
TMOH: $\quad$ High nibble of the Timer 0 counter
TM1L: Low nibble of the Timer 1 counter
TM1H: $\quad$ High nibble of the Timer 1 counter
TABL: Low nibble of the look-up table address buffer
TABH: High nibble of the look-up table address buffer
IEF.n: Interrupt Enable Flag n
HCF.n: HOLD mode release Condition Flag n
HEF.n: $\quad$ HOLD mode release Enable Flag n
SEF.n: STOP mode wake-up Enable Flag n
PEF.n: Port Enable Flag n
EVF.n: Event Flag n
$!=: \quad$ Not equal
\&: AND
^: OR
EX: Exclusive OR
$\leftarrow: \quad$ Transfer direction, result
[PAGE*10H+()]: Contents of address PAGE(bit2, bit1, bit0)*10H+()
[P()]: Contents of port P

INSTRUCTION SET TABLE 1

| Mnemonic |  | Function | Flaa Affected | Cvcle |
| :---: | :---: | :---: | :---: | :---: |
| Arithmetic |  |  |  |  |
| ADD | R, ACC | $A C C \leftarrow(R)+(A C C)$ | ZF, CF | 1 |
| ADD | WR, \#l | $\mathrm{ACC} \leftarrow(\mathrm{WR})+\mathrm{I}$ | ZF, CF | 1 |
| ADDR | R, ACC | $A C C, R \leftarrow(R)+(A C C)$ | ZF, CF | 1 |
| ADDR | WR, \#l | $\mathrm{ACC}, \mathrm{WR} \leftarrow(\mathrm{WR})+\mathrm{l}$ | ZF, CF | 1 |
| ADC | R, ACC | ACC $\leftarrow(\mathrm{R})+(\mathrm{ACC})+(\mathrm{CF})$ | ZF, CF | 1 |
| ADC | WR, \#l | $\mathrm{ACC} \leftarrow(\mathrm{WR})+\mathrm{I}+(\mathrm{CF})$ | ZF, CF | 1 |
| ADCR | R, ACC | ACC, $R \leftarrow(\mathrm{R})+(\mathrm{ACC})+(\mathrm{CF})$ | ZF, CF | 1 |
| ADCR | WR, \#I | $\mathrm{ACC}, \mathrm{WR} \leftarrow(\mathrm{WR})+\mathrm{I}+(\mathrm{CF})$ | ZF, CF | 1 |
| ADU | R, ACC | $A C C \leftarrow(R)+(A C C)$ | ZF | 1 |
| ADU | WR, \#I | $\mathrm{ACC} \leftarrow(\mathrm{WR})+\mathrm{I}$ | ZF | 1 |
| ADUR | R, ACC | $A C C, R \leftarrow(R)+(A C C)$ | ZF | 1 |
| ADUR | WR, \#l | ACC, W R $\leftarrow(W R)+1$ | ZF | 1 |
| SUB | R, ACC | ACC $\leftarrow(\mathrm{R})-(\mathrm{ACC})$ | ZF, CF | 1 |
| SUB | WR, \#I | $A C C \leftarrow(W R)-1$ | ZF, CF | 1 |
| SUBR | R, ACC | ACC, $R \leftarrow(\mathrm{R})-(\mathrm{ACC})$ | ZF, CF | 1 |
| SUBR | WR, \#l | ACC, WR $\leftarrow(\mathrm{WR})-\mathrm{I}$ | ZF, CF | 1 |
| SBC | R, ACC | ACC $\leftarrow(\mathrm{R})-(\mathrm{ACC})-(\mathrm{CF})$ | ZF, CF | 1 |
| SBC | WR, \#I | ACC $\leftarrow(\mathrm{WR})-\mathrm{I}-(\mathrm{CF})$ | ZF, CF | 1 |
| SBCR | R, ACC | ACC, $\mathrm{R} \leftarrow(\mathrm{R})-(\mathrm{ACC})-(\mathrm{CF})$ | ZF, CF | 1 |
| SBCR | WR, \#l | ACC, WR↔(WR) - I - (CF) | ZF, CF | 1 |
| INC | R | $A C C, R \leftarrow(R)+1$ | ZF, CF | 1 |
| DEC | R | ACC, $\mathrm{R} \leftarrow(\mathrm{R})-1$ | ZF, CF | 1 |

Instruction Set Table 1, continued

| Mnemonic |  | Function | Flaa Affected | Cvcle |
| :---: | :---: | :---: | :---: | :---: |
| Logic Operations |  |  |  |  |
| ANL | R, ACC | $A C C \leftarrow(R) \&(A C C)$ | ZF | 1 |
| ANL | WR, \#I | $A C C \leftarrow(W R) \& I$ | ZF | 1 |
| ANLR | R, ACC | ACC, $R \leftarrow(\mathrm{R})$ \& (ACC) | ZF | 1 |
| ANLR | W, R \#I | ACC, WR $\leftarrow(W R) \& I$ | ZF | 1 |
| ORL | R, ACC | $A C C \leftarrow(R) \wedge(A C C)$ | ZF | 1 |
| ORL | WR, \#I | $\mathrm{ACC} \leftarrow(\mathrm{WR}) \wedge \mathrm{I}$ | ZF | 1 |
| ORLR | R, ACC | $A C C, R \leftarrow(R) \wedge(A C C)$ | ZF | 1 |
| ORLR | WR, \#l | $\mathrm{ACC}, \mathrm{WR} \leftarrow(\mathrm{WR}) \wedge \mathrm{l}$ | ZF | 1 |
| XRL | R, ACC | $\mathrm{ACC} \leftarrow(\mathrm{R}) \mathrm{EX}(\mathrm{ACC})$ | ZF | 1 |
| XRL | WR, \#l | $\mathrm{ACC} \leftarrow(\mathrm{WR}) \mathrm{EX} \mathrm{I}$ | ZF | 1 |
| XRLR | R, ACC | $A C C, R \leftarrow(R) E X(A C C)$ | ZF | 1 |
| XRLR | WR, \#l | ACC, WR $\leftarrow(W R) E X I$ | ZF | 1 |
| Branch |  |  |  |  |
| JMP | L | PC10~PC0 ¢ L10~L0 |  | 1 |
| JB0 | L | $\mathrm{PC} 10 \sim \mathrm{PC} 0 \leftarrow \mathrm{~L} 10 \sim \mathrm{LO}$; if ACC. $0=$ "1" |  | 1 |
| JB1 | L | $\mathrm{PC} 10 \sim \mathrm{PCO} \leftarrow \mathrm{L} 10 \sim \mathrm{LO}$; if ACC. $1=$ "1" |  | 1 |
| JB2 | L | PC10~PC0ヶL10~L0; if ACC. $2=$ "1" |  | 1 |
| JB3 | L | $\mathrm{PC} 10 \sim \mathrm{PCO} \leftarrow \mathrm{L} 10 \sim \mathrm{LO}$; if ACC. $3=11 \mathrm{l}$ |  | 1 |
| JZ | L | PC10~PC0 $\leftarrow \mathrm{L} 10 \sim \mathrm{LO}$; if ACC $=0$ |  | 1 |
| JNZ | L | $\mathrm{PC} 10 \sim \mathrm{PCO} \leftarrow \mathrm{L} 10 \sim \mathrm{LO}$; if ACC ! $=0$ |  | 1 |
| JC | L | PC10~PC0ヶL10~L0; if CF = "1" |  | 1 |
| JNC | L | PC10~PC0 ¢ L10~L0; if CF ! = "1" |  | 1 |
| DSKZ | R | $A C C, R \leftarrow(R)-1$; skip if $A C C=0$ | ZF, CF | 1 |
| DSKNZ | R | ACC, $R \leftarrow(R)-1$; skip if ACC ! $=0$ | ZF, CF | 1 |
| SKB0 | R | Skip if R. $0=$ "1" |  | 1 |
| SKB1 | R | Skip if R. $1=$ "1" |  | 1 |
| SKB2 | R | Skip if R. $2=$ "1" |  | 1 |
| SKB3 | R | Skip if R. $3=$ "1" |  | 1 |

W741E260

Instruction Set Table 1, continued

| Mnemonic |  | Function | Flao Affected | Cvale |
| :---: | :---: | :---: | :---: | :---: |
| Data Move |  |  |  |  |
| MOV | WR, R | $W R \leftarrow(R)$ |  | 1 |
| MOV | R, WR | $R \leftarrow(W R)$ |  | 1 |
| MOVA | WR, R | ACC, WR $\leftarrow(R)$ | ZF | 1 |
| MOVA | R, WR | $A C C, R \leftarrow(W R)$ | ZF | 1 |
| MOV | R, ACC | $R \leftarrow(A C C)$ |  | 1 |
| MOV | ACC, R | $\mathrm{ACC} \leftarrow(\mathrm{R})$ | ZF | 1 |
| MOV | R, \#I | $\mathrm{R} \leftarrow 1$ |  | 1 |
| MOV | WR, @R | $\mathrm{WR} \leftarrow[\mathrm{PR}($ bit2, bit1, bit0) $\times 10 \mathrm{H}+(\mathrm{R})]$ |  | 2 |
| MOV | @R, WR | $[\mathrm{PR}$ (bit2, bit1, bit0) $\times 10 \mathrm{H}+(\mathrm{R})] \leftarrow \mathrm{WR}$ |  | 2 |
| MOV | TABL, R | TABL $\leftarrow(\mathrm{R})$ |  | 1 |
| MOV | TABH, R | $\mathrm{TABH} \leftarrow(\mathrm{R})$ |  | 1 |
| MOVC | R | $\mathrm{R} \leftarrow[(\mathrm{TABH}) \times 10 \mathrm{H}+(\mathrm{TABL})]$ |  | 2 |
| MOVC | WR, \#I | $W R \leftarrow[(16 \sim 10) \times 10 \mathrm{H}+(\mathrm{ACC})]$ |  | 2 |
| Input \& Output |  |  |  |  |
| MOVA | R, RA | ACC, R↔[RA] | ZF | 1 |
| MOVA | R, RB | $\mathrm{ACC}, \mathrm{R} \leftarrow[\mathrm{RB}]$ | ZF | 1 |
| MOVA | R, RC | $\mathrm{ACC}, \mathrm{R} \leftarrow[\mathrm{RC}]$ | ZF | 1 |
| MOVA | R, RD | ACC, $\mathrm{R} \leftarrow[\mathrm{RD}]$ | ZF | 1 |
| MOV | RA, R | $[R A] \leftarrow(R)$ |  | 1 |
| MOV | RB R | $[R B] \leftarrow(R)$ |  | 1 |
| MOV | RE, R | $[R E] \leftarrow(R)$ |  | 1 |
| MOV | MFP, \#l | $[\mathrm{MFP}] \leftarrow \mathrm{l}$ |  | 1 |
| Flag \& Register |  |  |  |  |
| MOVA | R, PAGE | ACC, R↔PAGE (Page Register) | ZF | 1 |
| MOV | PAGE, R | PAGE $\leftarrow(\mathrm{R})$ |  | 1 |
| MOV | MR0, \#l | $\mathrm{MRO} \leftarrow \mathrm{I}$ |  | 1 |
| MOV | MR1, \#l | MR1ヶI |  | 1 |
| MOV | PAGE, \#I | PAGE $\leftarrow 1$ |  | 1 |
| MOVA | R, CF | ACC.0, R. $0 \leftarrow C F$ | ZF | 1 |
| MOV | CF, R | $\mathrm{CF} \leftarrow$ (R.0) | CF | 1 |
| MOVA | R,HCFL | ACC, R↔HCF0~HCF3 | ZF | 1 |
| MOVA | R,HCFH | ACC, RヶHCF4~HCF7 | ZF | 1 |

Instruction Set Table 1, continued

| Mnemonic |  | Function | Flaa Affected | Cvcle |
| :---: | :---: | :---: | :---: | :---: |
| CLR | PMF, \#1 | Clear Parameter Flag if $\mathrm{In}=1$ |  | 1 note 2 |
| SET | PMF, \#1 | Set Parameter Flag if $\mathrm{ln}=1$ |  | 1 поте 2 |
| MOV | PM0, \#1 | Port Mode $0 \leftarrow 1$ |  | 1 |
| MOV | PM1, \#1 | Port Mode 1 $\leftarrow 1$ |  | 1 |
| MOV | PM2, \#1 | Port Mode $2 \leftarrow 1$ |  | 1 |
| CLR | EVF, \#I | Clear Event Flag if In = 1 |  | 1 |
| MOV | PEF, \#1 | Set/Reset Port Enable Flag |  | 1 |
| MOV | IEF, \#l | Set/Reset Interrupt Enable Flag |  | 1 |
| MOV | HEF, \#I | Set/Reset HOLD mode release Enable Flag |  | 1 |
| MOV | SEF, \#I | Set/Reset STOP mode wake-up Enable Flag for RC port |  | 1 |
| MOV | SCR, \#I | SCR↔I |  | 1 note 1 |
| MOVA | R, PSR0 | ACC, R $\leftarrow$ Port Status Register 0 | ZF | 1 |
| CLR | PSR0 | Clear Port Status Register 0 |  | 1 |
| SET | CF | Set Carry Flag | CF | 1 |
| CLR | CF | Clear Carry Flag | CF | 1 |
| CLR | DIVR0 | Clear the last 4-bit of the Divider 0 |  | 1 |
| CLR | DIVR1 | Clear the last 4-bit of the Divider 1 |  | 1 note 1 |
| CLR | WDT | Clear WatchDog Timer |  | 1 |
| Shift \& Rotate |  |  |  |  |
| SHRC | R | ACC.n, R.n $\leftarrow($ R. $n+1)$; <br> ACC. 3, R. $3 \leftarrow 0 ; \mathrm{CF} \leftarrow$ R. 0 | ZF, CF | 1 |
| RRC | R | $\begin{aligned} & \text { ACC.n, R.n } \leftarrow(\text { R. } . n+1) ; \\ & \text { ACC.3, R. } 3 \leftarrow C F ; C F \leftarrow R .0 \end{aligned}$ | ZF, CF | 1 |
| SHLC | R | $\begin{aligned} & \text { ACC.n, R.n } \leftarrow \text { (R.n-1); } \\ & \text { ACC. } 0, \text { R. } 0 \leftarrow 0 ; C F \leftarrow \text { R. } 3 \end{aligned}$ | ZF, CF | 1 |
| RLC | R | $\begin{aligned} & \text { ACC.n, R.n } \leftarrow(\text { R.n-1); } \\ & \text { ACC.0, R. } 0 \leftarrow C F ; C F \leftarrow R .3 \end{aligned}$ | ZF, CF | 1 |

Instruction Set Table 1, continued

| Mnemonic |  | Function | Flaa Affected | Cvcle |
| :---: | :---: | :---: | :---: | :---: |
| LCD |  |  |  |  |
| MOV | LCDR, \#I | LCDR $\leftarrow 1$ |  | 1 |
| MOV | WR, LCDR | WRヶ(LCDR) |  | 1 |
| MOV | LCDR, WR | LCDR↔(WR) |  | 1 |
| MOV | LCDR, ACC | LCDR↔(ACC) |  | 1 |
| MOV | LCDM, \#I | Select LCD output mode type |  | 1 |
| LCDON |  | LCD ON |  | 1 |
| LCDOFF |  | LCD OFF |  | 1 |
| Timer |  |  |  |  |
| MOV | TMOL, R | $\mathrm{TMOL} \leftarrow(\mathrm{R})$ |  | 1 |
| MOV | TMOH, R | $\mathrm{TMOH} \leftarrow(\mathrm{R})$ |  | 1 |
| MOV | TM0, \#I | Timer 0 set |  | 1 |
| MOV | TM1L, R | TM1L↔(R) |  | 1 |
| MOV | TM1H, R | $\mathrm{TM} 1 \mathrm{H} \leftarrow(\mathrm{R})$ |  | 1 |
| MOV | TM1, \#l | Timer 1 set |  | 1 |
| Subroutine |  |  |  |  |
| CALL | L | $\begin{aligned} & \text { STACK } \leftarrow(\mathrm{PC})+1 ; \\ & \text { PC10 } \sim \text { PC0 } \leftarrow \mathrm{L} 10 \sim \text { L0 } \end{aligned}$ |  | 1 |
| RTN |  | $(\mathrm{PC}) \leftarrow$ STACK |  | 1 |
| Other |  |  |  |  |
| HOLD |  | Enter Hold mode |  | 1 |
| STOP |  | Enter Stop mode |  | 1 |
| NOP |  | No Operation |  | 1 |
| EN | INT | Enable Interrupt Function |  | 1 |
| DIS | INT | Disable Interrupt Function |  | 1 |

Note:

1. These instructions are available in W741C260 body, but inhibited in W741C250 body.
2. The bit0, bit1 and bit2 of PMF are reserved in W741C250 and W741C260 body.

INSTRUCTION SET TABLE 2

| ADC R, ACC | Add R to ACC with CF |
| :---: | :---: |
| Machine Code: <br> Machine Cycle: <br> Operation: <br> Description: <br> Flag Affected: | 1 $A C C \leftarrow(R)+(A C C)+(C F)$ <br> The contents of the data memory location addressed by R6 to R0, ACC, and CF are binary added and the result is loaded into the ACC. <br> CF \& ZF |
| ADC WR, \#I | Add immediate data to WR with CF |
| Machine Code: <br> Machine Cycle: <br> Operation: <br> Description: <br> Flag Affected: | 0 0 0 0 1 1 0 0 <br> 1 $\mathrm{ACC} \leftarrow(\mathrm{WR})+\mathrm{I}+(\mathrm{CF})$ <br> The contents of the Working Register (WR), I and CF are binary added and the result is loaded into the ACC. <br> CF \& ZF |
| ADCR R, ACC | Add R to ACC with CF |
| Machine Code: <br> Machine Cycle: <br> Operation: <br> Description: <br> Flag Affected: | 1 $A C C, R \leftarrow(R)+(A C C)+(C F)$ <br> The contents of the data memory location addressed by R6 to R0, ACC, and CF are binary added and the result is placed in the ACC and the data memory. <br> CF \& ZF |

Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued



Instruction Set Table 2, continued


Instruction Set Table 2, continued

| INC R | Increment R content |
| :---: | :---: |
| Machine Code: | $\begin{array}{lllllll}1 & 0 & 0 & 1 & 0 & 1 & 0\end{array}$O R6 R5 R4 R3 R2 R1 R0 |
| Machine Cycle: | 1 边 |
| Operation: | $A C C, R \leftarrow(R)+1$ |
| Description: | Increment the data memory content and load the result into the ACC and the data memory. |
| Flag Affected: | CF \& ZF |
| JB0 L | Jump when bit 0 of ACC is "1" |
| Machine Code: |  |
| Machine Cycle: | 1 |
| Operation: | $\mathrm{PC} 10 \sim \mathrm{PCO} \leftarrow \mathrm{L} 10 \sim \mathrm{LO}$; if ACC. $0=11$ |
| Description: | If bit 0 of the ACC is "1," PC10 to PC0 of the program counter are replaced with the data specified by L10 to L0 and a jump occurs. If bit 0 of the ACC is " 0 ," the program counter (PC) is incremented. |
| JB1 L | Jump when bit 1 of ACC is "1" |
| Machine Code: |  |
| Machine Cycle: | 1 |
| Operation: | PC10 ~ PCO $\leftarrow \mathrm{L} 10 \sim \mathrm{LO}$; if ACC. $1=$ "1" |
| Description: | If bit 1 of the ACC is "1," PC10 to PC0 of the program counter are replaced with the data specified by L10 to L0 and a jump occurs. If bit 1 of the ACC is " 0 ," the program counter (PC) is incremented. |

Instruction Set Table 2, continued

| JB2 L | Jump when bit 2 of ACC is "1" |
| :---: | :---: |
| Machine Code: Machine Cycle: Operation: <br> Description: | 1 0 1 0 0 L10 L9 L8 <br> L7 L6 L5 L4 L3 L2 L1 L0 <br> 1 $\text { PC10 ~ PC0 } \leftarrow \text { L10 ~ L0; if ACC.2="1" }$ <br> If bit 2 of the ACC is "1," PC10 to PC0 of the program counter are replaced with the data specified by L10 to L0 and a jump occurs. If bit 2 of the ACC is " 0 ," the program counter (PC) is incremented. |
| JB3 L | Jump when bit 3 of ACC is "1" |
| Machine Code: <br> Machine Cycle: <br> Operation: <br> Description: | 1 0 1 1 0 L10 L9 L8 <br> L7 L6 L5 L4 L3 L2 L1 L0 <br> 1 $\text { PC10 ~ PC0 } \leftarrow ~ L 10 ~ ~ ~ L 0 ; ~ i f ~ A C C . ~ 3 ~=~ " 1 " ~$ <br> If bit 3 of the ACC is "1," PC10 to PC0 of the program counter are replaced with the data specified by L10 to L0 and a jump occurs. If bit 3 of the ACC is " 0, , the program counter ( PC ) is incremented. |
| JC L | Jump when CF is " 1 " |
| Machine Code: <br> Machine Cycle: <br> Operation: <br> Description: | 1 1 1 1 0 L10 L9 L8 <br> L7 L6 L5 L4 L3 L2 L1 L0 <br> 1 $\text { PC10 ~ PC0 } \leftarrow ~ L 10 ~ ~ ~ L 0 ; ~ i f ~ C F ~=~ " 1 " ~$ <br> If CF is "1," PC10 to PC0 of the program counter are replaced with the data specified by L10 to L0 and a jump occurs. If the CF is "0," the program counter (PC) is incremented. |

Instruction Set Table 2, continued

| JMP L | Jump absolutely |
| :---: | :---: |
| Machine Code: |  |
| Machine Cycle: | 1 |
| Operation: | $\mathrm{PC} 10 \sim \mathrm{PCO} \leftarrow \mathrm{L} 10 \sim \mathrm{LO}$ |
| Description: | PC10 to PC0 of the program counter are replaced with the data specified by L10 to L0 and an unconditional jump occurs. |
| JNC L | Jump when CF is not "1" |
| Machine Code: |  |
| Machine Cycle: | 1 |
| Operation: | $\mathrm{PC} 10 \sim \mathrm{PCO} \leftarrow \mathrm{L} 10 \sim \mathrm{LO}$; if CF = "0" |
| Description: | If CF is " 0, " PC10 to PC0 of the program counter are replaced with the data specified by L10 to L0 and a jump occurs. If CF is "1," the program counter (PC) is incremented. |
| JNZ L | Jump when ACC is not zero |
| Machine Code: |  |
| Machine Cycle: | 1 |
| Operation: | PC10 ~ PC0 $\leftarrow \mathrm{L} 10 \sim \mathrm{LO}$; if $\mathrm{ACC}!=0$ |
| Description: | If the ACC is not zero, PC10 to PC0 of the program counter are replaced with the data specified by L10 to L0 and a jump occurs. If the ACC is zero, the program counter (PC) is incremented. |

Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued

| MOV MFP, \#I | Modulation Frequency Pulse generator |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Machine Code: | 0 | 01 | $0 \quad 1$ | 0 |  | $14 \quad 13$ | 12 l |
| Machine Cycle: | 1 |  |  |  |  |  |  |
| Operation: | $[\mathrm{MFP}] \leftarrow \mathrm{l}$ |  |  |  |  |  |  |
| Description: | If the bit 2 of MR1 is " 0, " the waveform specified by 17 to 10 is delivered at the MFP output pin (MFP). The relation between the waveform and immediate data $I$ is as follows: |  |  |  |  |  |  |
|  | 15~10 | $10=1$ | $11=1$ | $12=1$ | $13=1$ | $14=1$ | $15=$ |
|  | Signal | $\frac{\text { Fosc }}{256}$ | $\frac{\text { Fosc }}{512}$ | $\frac{\text { Fosc }}{4096}$ | $\frac{\text { Fosc }}{8192}$ | $\frac{\text { Fosc }}{16384}$ | Fosc 32768 |
|  | 17 | 16 | Signal |  |  |  |  |
|  | 0 | 0 | Low |  |  |  |  |
|  | 0 | 1 | High |  |  |  |  |
|  | 1 | 0 | Fosc/16 |  |  |  |  |
|  | 1 | 1 | Fosc/8 |  |  |  |  |

Instruction Set Table 2, continued


Instruction Set Table 2, continued

| MOV MR1, \#I | Load immediate data to Mode Register 1 (MR1) |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Machine Code: | $\left.\begin{array}{llllllll}0 & 0 & 0 & 1 & 0 & 0 & 1 & 1\end{array}\right]\left[\begin{array}{llllllll}0 & 0 & 0 & 0 & 13 & 12 & 11 & 10\end{array}\right.$ |  |  |  |  |  |  |  |  |  |  |
| Machine Cycle: | 1 |  |  |  |  |  |  |  |  |  |  |
| Operation: | $\mathrm{MR} 1 \leftarrow \mathrm{l}$ |  |  |  |  |  |  |  |  |  |  |
| Description: | The immediate data I are loaded to the MR1. MR1 bit description: |  |  |  |  |  |  |  |  |  |  |
|  | bit0 | = 0 The internal fundamental frequency of Timer 1 is Fosc <br> $=1$ The internal fundamental frequency of Timer 1 is Fosc/64 |  |  |  |  |  |  |  |  |  |
|  | bit1 | $=0$ The fundamental frequency source of Timer 1 is internal clock <br> $=1$ The fundamental frequency source of Timer 1 is external clock via RC. 0 input pin |  |  |  |  |  |  |  |  |  |
|  | bit2 | $=0$ The specified waveform of the MFP generator is delivered at the MFP output pin <br> $=1$ The specified frequency of the Timer 1 is delivered at the MFP output pin |  |  |  |  |  |  |  |  |  |
|  | bit3 | $=0$ Timer 1 stop down-counting <br> $=1$ Timer 1 start down-counting |  |  |  |  |  |  |  |  |  |

Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction set table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued

| MOV WR, @R | Indirect load from R to WR |
| :---: | :---: |
| Machine Code: | $\begin{array}{lllllllll}1 & 1 & 0 & 0 & 1 \\ \text { W3 }\end{array}$ |
| Machine Cycle: | 2 |
| Operation: | $\mathrm{WR} \leftarrow[\mathrm{PR}($ bit2, bit1, bit0) $\times 10 \mathrm{H}+(\mathrm{R})]$ |
| Description: | The data memory contents of address [PR (bit2, bit1, bit0) $\times 10 \mathrm{H}+(\mathrm{R})]$ are loaded to the WR. |
| MOV @R, WR | Indirect load from WR to R |
| Machine Code: |  |
| Machine Cycle: | 2 |
| Operation: | [PR (bit2, bit1, bit0) $\times 10 \mathrm{H}+(\mathrm{R})] \leftarrow \mathrm{WR}$ |
| Description: | The contents of the WR are loaded to the data memory location addressed by [PR (bit2, bit1, bit0) $\times 10 \mathrm{H}+(\mathrm{R})]$. |
| MOV PAGE, R | Move R content to Page Register |
| Machine Code: | 0 1 0 1 1 1 1 0 <br> 1        |
| Machine Cycle: | 1 |
| Operation: | $\mathrm{PR} \leftarrow(\mathrm{R})$ |
| Description: | The contents of the data memory location addressed by R6 to R0 are loaded to the PR. |

Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued

| MOVA R, PSRO | Move Port Status Register 0 content to ACC \& R |
| :---: | :---: |
| Machine Code: <br> Machine Cycle: <br> Operation: <br> Description: <br> Flag Affected: | 0 1 0 0 1 1 1 1 <br> 1 <br> $A C C, R \leftarrow R C$ port signal change flag (PSRO) <br> The contents of the RC port signal change flag (PSRO) are loaded to the data memory location addressed by R6 to R0 and the ACC. When the signal changes on any pin of the RC port, the corresponding signal change flag should be set to 1 . Otherwise, it should be 0. <br> ZF |
| MOVA R, WR | Move WR content to ACC \& R |
| Machine Code: <br> Machine Cycle: <br> Operation: <br> Description: <br> Flag Affected: | 0 1 1 1 1 W3 W2 W1 <br> W0 R6 R5 R4 $\begin{array}{llllll} & \text { R3 } & \text { R2 } & \text { R1 } & \text { R0 }\end{array}$ <br> 1 <br> $A C C, R \leftarrow(W R)$ <br> The contents of the WR are loaded to the ACC and the data memory location addressed by R6 to R0. ZF |
| MOVA WR, R | Move R content to ACC \& WR |
| Machine Code: <br> Machine Cycle: <br> Operation: <br> Description: <br> Flag Affected: | 0 1 1 0 1 W3 W2 W1 <br> W0 R6 R5 R4 R3 R2 $R 1$ $R 0$ <br> 1 <br> $\mathrm{ACC}, \mathrm{WR} \leftarrow(\mathrm{R})$ <br> The contents of the data memory location addressed by R6 to R0 are loaded to the WR and the ACC. <br> ZF |

Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued

| XRL WR, \#I | Exclusive OR immediate data to WR |
| :---: | :---: |
| Machine Code: <br> Machine Cycle: <br> Operation: <br> Description: <br> Flag Affected: | 0 0 1 1 1 1 0 0 <br> 1 $\mathrm{ACC} \leftarrow(\mathrm{WR}) \mathrm{EX} I$ <br> The contents of the Working Register (WR) and the immediate data I are exclusive-ORed and the result is loaded into the ACC. <br> ZF |
| XRLR R, ACC | Exclusive OR R to ACC |
| Machine Code: <br> Machine Cycle: <br> Operation: <br> Description: <br> Flag Affected: | 0 0 1 1 1 0 0 1 <br> 1 $A C C, R \leftarrow(R) E X(A C C)$ <br> The contents of the data memory location addressed by R6 to R0 and the ACC are exclusive-ORed and the result is placed in the data memory and the ACC. <br> ZF |
| XRLR WR, \#I | Exclusive OR immediate data to WR |
| Machine Code: <br> Machine Cycle: <br> Operation: <br> Description: <br> Flag Affected: | 0 0 1 1 1 1 0 1 <br> $\begin{array}{llllllll}\text { I3 } & \text { I2 } & \text { I1 } & \text { I0 } & \text { W3 } & \text { W2 } & \text { W1 } & \text { W0 }\end{array}$ <br> 1 <br> $\mathrm{ACC}, \mathrm{WR} \leftarrow(\mathrm{WR}) \mathrm{EX} \mathrm{I}$ <br> The contents of the Working Register(WR) and the immediate data I are exclusive-ORed and the result is placed in the WR and the ACC. <br> ZF |

## PACKAGE DIMENSIONS

## 80-Lead QFP



| Symbol | Dimension in inches |  |  | Dimension in mm |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Nom | Max. | Min. | Nom | Max. |
| A | - | - | 0.130 | - | - | 3.30 |
| $\mathrm{~A}_{1}$ | 0.004 | - | - | 0.10 | - | - |
| $\mathrm{A}_{2}$ | 0.107 | 0.112 | 0.117 | 2.73 | 2.85 | 2.97 |
| b | 0.012 | 0.014 | 0.018 | 0.30 | 0.35 | 0.45 |
| C | 0.004 | 0.006 | 0.010 | 0.10 | 0.15 | 0.25 |
| D | 0.546 | 0.551 | 0.556 | 13.87 | 14.00 | 14.13 |
| E | 0.782 | 0.787 | 0.792 | 19.87 | 20.00 | 20.13 |
| $\mathbf{e}$ | 0.025 | 0.031 | 0.037 | 0.65 | 0.80 | 0.95 |
| $\mathrm{H}_{\mathrm{b}}$ | 0.728 | 0.740 | 0.752 | 18.49 | 18.80 | 19.10 |
| $\mathrm{H}_{\mathrm{E}}$ | 0.964 | 0.976 | 0.988 | 24.49 | 24.80 | 25.10 |
| L | 0.039 | 0.047 | 0.055 | 1.00 | 1.20 | 1.40 |
| $\mathrm{~L}_{1}$ | 0.087 | 0.094 | 0.103 | 2.21 | 2.40 | 2.62 |
| y | - | - | 0.004 | - | - | 0.10 |
| $\theta$ | $0^{\circ}$ | - | $12^{\circ}$ | $0^{\circ}$ | - | $12^{\circ}$ |

rinbond
Electronics Corp.

## NOTES:

Headquarters
No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5792766
http://www.winbond.com.tw/
Voice \& Fax-on-demand: 886-2-27197006

Winbond Electronics (H.K.) Ltd. Winbond Electronics North America Corp. Rm. 803, World Trade Square, Tower II, Winbond Memory Lab.
123 Hoi Bun Rd., Kwun Tong, Winbond Microelectronics Corp.
Kowloon, Hong Kong Winbond Systems Lab.
TEL: 852-27513100
FAX: 852-27552064 2727 N. First Street, San Jose,
2727 N. First Stre
TEL: 408-9436666
FAX: 408-5441798

## Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd.,
Taipei, Taiwan
TEL: 886-2-27190505
FAX: 886-2-27197502
Note: All data and specifications are subject to change without notice.

