Overvoltage Protection IC with Integrated MOSFET

These devices represent a new level of safety and integration by combining the NCP345 overvoltage protection circuit (OVP) with a 20 V P-channel power MOSFET (NUS2045MN) or with a 30 V P-channel power MOSFET (NUS3045MN). They are specifically designed to protect sensitive electronic circuitry from overvoltage transients and power supply faults. During such hazardous events, the IC quickly disconnects the input supply from the load, thus protecting the load before any damage can occur.

The OVP ICs are optimized for applications using an external AC–DC adapter or a car accessory charger to power a portable product or recharge its internal batteries. They have a nominal overvoltage threshold of 6.85 V which makes them ideal for single cell Li–Ion as well as 3/4 cell NiCD/NiMH applications.

Features

- OvervoltageTurn-Off Time of Less Than 1.0 μs
- Accurate Voltage Threshold of 6.85 V, Nominal
- Undervoltage Lockout Protection; 2.8 V, Nominal
- Control Input Compatible with 1.8 V Logic Levels
- -20 V or -30 V Integrated P-Channel Power MOSFET
- Low $R_{DS(on)} = 70$ m Ω @ -4.5 V for NUS2045MN Low $R_{DS(on)} = 68$ m Ω @ -4.5 V for NUS3045MN
- Low Profile 3.3 x 3.3 mm DFN Package Suitable for Portable Applications
- Maximum Solder Reflow temperature @ 235°C for MNT1 suffix and 260°C for MNT1G suffix
- Pb-Free Packages are Available

Benefits

- Provide Battery Protection
- Integrated Solution Offers Cost and Space Savings
- Integrated Solution Improves System Reliability

Applications

- Portable Computers and PDAs
- Cell Phones and Handheld Products
- Digital Cameras



ON Semiconductor®

http://onsemi.com



DFN8 CASE 506AL

1 ×045 AYWW=

MARKING DIAGRAM


x045 = Device Code x = 2 or 3

A = Assembly Location

Y = Year WW = Work Week ■ = Pb-Free Package

(Note: Microdot may be in either location)

PIN ASSIGNMENT



ORDERING INFORMATION

Device	Package	Shipping [†]
NUS2045MNT1	DFN8	3000 Tape & Reel
NUS2045MNT1G	DFN8 (Pb-Free)	3000 Tape & Reel
NUS3045MNT1	DFN8	3000 Tape & Reel
NUS3045MNT1G	DFN8 (Pb-Free)	3000 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Simplified Schematic

PIN FUNCTION DESCRIPTIONS

Pin #	Symbol	Pin Description
1	IN	This pin senses an external voltage point. If the voltage on this input rises above the overvoltage threshold (V_{TH}), the OUT pin will be driven to within 1.0 V of V_{CC} , thus disconnecting the FET. The nominal threshold level is 6.85 V and this threshold level can be increased with the addition of an external resistor between IN and V_{CC} .
2, 10	GND	Circuit Ground
3	CNTRL	This logic signal is used to control the state of OUT and turn–on/off the P–channel MOSFET. A logic High results in the OUT signal being driven to within 1.0 V of V _{CC} which disconnects the FET. If this pin is not used, the input should be connected to ground.
4, 9	DRAIN	Drain pin of the power MOSFET
5	SRC	Source pin of the power MOSFET
6	GATE	Gate pin of the power MOSFET
7	OUT	This signal drives the gate of a P-channel MOSFET. It is controlled by the voltage level on IN or the logic state of the CNTRL input. When an overvoltage event is detected, the OUT pin is driven to within 1.0 V of V _{CC} in less than 1.0 _sec provided that gate and stray capacitance is less than 12 nF.
8	V _{CC}	Positive Voltage supply. If V_{CC} falls below 2.8 V (nom), the OUT pin will be driven to within 1.0 V of V_{CC} , thus disconnecting the P-channel FET.

OVERVOLTAGE PROTECTION CIRCUIT TRUTH TABLE

IN	CNTRL	OUT
<v<sub>th</v<sub>	L	GND
<v<sub>th</v<sub>	Н	V _{CC}
>V _{th}	L	V _{CC}
>V _{th}	Н	V _{CC}

MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise stated)

Rating	Pin	Symbol	Min	Max	Unit
OUT Voltage to GND	7	V _O	-0.3	30	V
Input and CNTRL Pin Voltage to GND	1 3	V _{input} V _{CNTRL}	-0.3 -0.3	30 13	V
Vcc Maximum Range	8	V _{CC(max)}	-0.3	30	V
Maximum Power Dissipation (Note 1)	_	P_{D}	-	1.0	W
Thermal Resistance Junction–to–Air (Note 1) OVP IC P–Channel FET	-	$R_{ heta JA}$	-	108.6 104.3	°C/W
Junction Temperature	-	TJ	-	150	°C
Operating Ambient Temperature	-	T _A	-40	85	°C
V _{CNTRL} Operating Voltage	3	-	0	5.0	V
Storage Temperature Range	-	T _{stg}	-65	150	°C
ESD Performance (HBM) (Note 2)	1,2,3,7,8,10	-	2.5	-	kV
Drain-to-Source Voltage NUS2045MN NUS3045MN		V _{DSS}		-20 -30	V
Gate-to-Source Voltage NUS2045MN NUS3045MN		V _{GS}	-8 -20	8 20	V
Continuous Drain Current, Steady State, T _A = 25°C (Note 1) NUS2045MN NUS3045MN		I _D		-0.6 -1.0	A

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

Surface-mounted on FR4 board using 1 inch sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
 Human body model (HBM): MIL STD 883C Method 3015-7, (R = 1500 Ω, C = 100 pF, F = 3 pulses delay 1 s).

ELECTRICAL CHARACTERISTICS (T_A= 25°C, Vcc = 6.0 V, unless otherwise specified)

Characteristic	Symbol	Pin	Min	Тур	Max	Unit
V _{CC} Operating Voltage Range	V _{CC(opt)}	8	3.0	4.8	25	V
Supply Current (I _{CC} + I _{Input} ; V _{CC} = 6.0 V Steady State)	-	1, 8	-	0.75	1.0	mA
Input Threshold (V_{Input} connected to V_{CC} ; V_{Input} increasing)	V_{Th}	1	6.65	6.85	7.08	V
Input Hysteresis (V_{Input} connected to V_{CC} ; V_{Input} decreasing)	V _{Hyst}	1	50	100	200	mV
Input Impedance (Input = V _{Th})	R _{in}	1	70	150	_	kΩ
CNTRL Voltage High	V_{ih}	3	1.5	-	-	V
CNTRL Voltage Low	V _{il}	3	-	-	0.5	V
CNTRL Current High (V _{ih} = 5.0 V)	I _{ih}	3	-	95	200	μΑ
CNTRL Current Low (V _{ii} = 0.5 V)	I _{il}	3	-	10	20	μΑ
Undervoltage Lockout (V _{CC} decreasing)	V_{Lock}	3	2.5	2.8	3.0	V
Output Sink Current (V _{CC} < V _{Th} , V _{OUT} = 1.0 V)	I _{Sink}	7	10	33	50	μΑ
Output Voltage High ($V_{CC} = V_{in} = 8.0 \text{ V}; I_{Source} = 10 \text{ mA}$) Output Voltage High ($V_{CC} = V_{in} = 8.0 \text{ V}; I_{Source} = 0.25 \text{ mA}$) Output Voltage High ($V_{CC} = V_{in} = 8.0 \text{ V}; I_{Source} = 0 \text{ mA}$)	V _{oh}	7	V _{CC} -1.0 V _{CC} -0.25 V _{CC} -0.1	-	-	V
Output Voltage Low (Input < 6.5 V; I _{Sink} = 0 mA; V _{CC} = 6.0 V, CNTRL = 0 V)	V _{ol}	7	-	-	0.1	V
Turn ON Delay – Input (Note 3) (V _{Input} connected to V _{CC} ; V _{Input} step down signal from 8.0 to 6.0 V; measured to 50% point of OUT)*	T _{ON IN}	7	-	-	10	μS
Turn OFF Delay – Input (V_{Input} connected to V_{CC} ; V_{Input} step up signal from 6.0 to 8.0 V; C_L = 12 nF Output > V_{CC} – 1.0 V)	T _{OFF IN}	7	-	0.5	1.0	μS
Turn ON Delay – CNTRL (CNTRL step down signal from 2.0 to 0.5 V; measured to 50% point of OUT) (Note 3)	T _{ON CT}	7	-	-	10	μs
Turn OFF Delay – CNTRL (CNTRL step up signal from 0.5 to 2.0 V; C_L = 12 nF Output > V_{CC} –1.0 V)	T _{OFF CT}	7	-	1.0	2.0	μS

^{3.} Guaranteed by design.

P-CHANNEL MOSFET


Parameter		Symbol	Min	Тур	Max	Units
Drain to Source On Resistance $V_{GS} = -4.5 \text{ V}, \ I_D = 600 \text{ mA}$ $V_{GS} = -4.5 \text{ V}, \ I_D = 1.0 \text{ A}$ $V_{GS} = -4.5 \text{ V}, \ I_D = 600 \text{ mA}$ $V_{GS} = -4.5 \text{ V}, \ I_D = 1.0 \text{ A}$	NUS2045MN NUS2045MN NUS3045MN NUS3045MN	R _{DS(on)}		71 71 66 66	95 95 110 110	mΩ
Zero Gate Voltage Drain Current $V_{GS} = 0 \text{ V}, V_{DS} = -16 \text{ V}$ $V_{GS} = 0 \text{ V}, V_{DS} = -24 \text{ V}$	NUS2045MN NUS3045MN	I _{DSS}			-1.0 -1.0	μΑ
Turn On Delay (Note 4) $V_{GS} = -4.5 \text{ V}$ $V_{GS} = -4.5 \text{ V}$	NUS2045MN NUS3045MN	t _{on}		7.5 11		ns
Turn Off Delay (Note 4) $V_{GS} = -4.5 \text{ V}$ $V_{GS} = -4.5 \text{ V}$	NUS2045MN NUS3045MN	t _{off}		30.2 28		ns
Input Capacitance (Note 3) $V_{GS} = 0 \text{ V, } f = 1.0 \text{ MHz, } V_{DS} = -10 \text{ V} $ $V_{GS} = 0 \text{ V, } f = 1.0 \text{ MHz, } V_{DS} = -15 \text{ V} $	NUS2045MN NUS3045MN	C _{in}			675 750	pF
Gate to Source Leakage Current $V_{GS} = \pm 8.0 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	NUS2045MN NUS3045MN	I _{GSS}		±10 ±10		nA
Drain to Source Breakdown Voltage V_{GS} = 0 V, I_D = -250 μA	NUS2045MN NUS3045MN	V _{(BR)DSS}	20 30			V
Gate Threshold Voltage $V_{GS} = V_{DS}, I_D = -250 \mu A$	NUS2045MN NUS3045MN	V _{(GS)th}	-1.2 -3.0		-0.4 -1.0	V

^{4.} Switching characteristics are independent of operating junction temperature.

TYPICAL PERFORMANCE CURVES

(T_A = 25°C, unless otherwise specified)

OVERVOLTAGE PROTECTION IC



1.0 0.9 (VE) 0.8 0.7 0.6 0.5 -40 -25 -10 5 20 35 50 65 80 95 Temperature (°C)

Figure 2. Typical V_{th} Threshold Variation vs. Temperature

Figure 3. Typical Supply Current vs. Temperature $I_{cc} + I_{in}, V_{CC} = 6 \text{ V}$

TYPICAL PERFORMANCE CURVES

(T_A = 25°C, unless otherwise specified)

30 V, P-CHANNEL MOSFET




Figure 4. On-Region Characteristics




Figure 6. Drain-to-Source Leakage Current vs. Voltage




Figure 5. On-Resistance vs. Gate-to-Source Voltage




Figure 7. Diode Forward Voltage vs. Current

TYPICAL PERFORMANCE CURVES

(T_A= 25°C, unless otherwise specified)

20 V, P-CHANNEL MOSFET




Figure 8. On-Region Characteristics




Figure 10. Drain-to-Source Leakage Current vs. Voltage




Figure 9. On–Resistance vs. Drain Current and Temperature




Figure 11. Diode Forward Voltage vs. Current

TYPICAL APPLICATION CIRCUITS & OPERATION WAVEFORMS

(T_A = 25°C, unless otherwise specified)

20 V, P-CHANNEL MOSFET




Figure 12. Test Circuit for $T_{ON\;IN}$ and $T_{OFF\;IN}$




Figure 13. T_{ON IN} Waveforms




Figure 14. T_{OFF IN} Waveforms




Figure 15. Test Circuit for $T_{\mbox{\scriptsize ON CT}}$ and $T_{\mbox{\scriptsize OFF CT}}$




Figure 16. T_{ON CT} Waveforms





Figure 17. $T_{OFF\ CT}$ Waveforms

PACKAGE DIMENSIONS

DFN8 CASE 506AL-01 ISSUE O



е

. 5

BOTTOM VIEW

2 x E2

8 X b

0.05

0.10 C A B

C NOTE 3

NOTES:

- DIMENSIONING AND TOLERANCING PER
 ASME Y14 5M 1994
- ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
- 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30mm
- 0.30mm.
 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS						
DIM	MIN	MIN NOM					
Α	0.80	0.90	1.00				
A1	0.00	0.03	0.05				
А3		0.20 RE	F				
b	0.35	0.40	0.45				
D		3.30 BS	S				
D2	0.95	1.05	1.15				
Е	3.30 BSC						
E2	1.80	1.90	2.00				
е	0.80 BSC						
K	0.21						
L	0.30	0.40	0.50				

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.