

February 2001 Revised August 2001

FSTUD32211

40/48-Bit Bus Switch with -2V Undershoot Protection and Level Shifting (Preliminary)

General Description

The Fairchild Switch FSTUD32211 provides up to 48-bits of high-speed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. A diode to $V_{\rm CC}$ has been integrated into the circuit to allow for level shifting between 5V inputs and 3.3V outputs.

The device can be organized as four 12-bit, two 24-bit, or one 48-bit bus switch. When routed as a 40-bit bus switch, the device can be organized as four 10-bit, two 20-bit or one 40-bit bus switch. When \overline{OE}_1 is LOW, the switch is ON and Port 1A is connected to Port 1B. When $\overline{\text{OE}}_2$ is LOW, the switch is ON and Port 2A is connected to Port 2B. When $\overline{\text{OE}}_3$ is LOW, the switch is ON and Port 3A is connected to Port 3B. When $\overline{\text{OE}}_4$ is LOW, the switch is ON and Port 4A is connected to Port 4B. When \overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3 , or OE₄ are HIGH, a high impedance state exists between the A and B Ports. The A and B Ports are protected against undershoot to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit (UHC™) senses undershoot at the I/O's, and responds by preventing voltage differentials from developing and turning on the switch.

Features


- Undershoot protected to -2V (A and B Ports)
- Voltage level shifting
- \blacksquare 4 Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- See Applications Notes AN-5008 and AN-5021 for UHC details
- Packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)


Ordering Code:

| Order Number | Package Number | Package Description |
|--------------------------|----------------|--|
| FSTUD32211GX (Note 1) | | 114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel] |


Note 1: BGA package available in Tape and Reel only.

Logic Diagram





Connection Diagram



Pin Descriptions

| Pin Name | Description |
|--|--------------------|
| $\overline{OE}_1, \overline{OE}_2, \overline{OE}_3, \overline{OE}_4$ | Bus Switch Enables |
| 1A, 2A, 3A, 4A | Bus A |
| 1B, 2B, 3B, 4B | Bus B |
| NC | No Connect |

FBGA Pin Assignments

(40-Bit Routing)

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|------------------|------------------|-----------------|-----------------|------------------|------------------|
| Α | 1A ₂ | 1A ₁ | NC | OE ₂ | 1B ₁ | 1B ₂ |
| В | 1A ₄ | 1A ₃ | GND | OE ₁ | 1B ₃ | 1B ₄ |
| С | 1A ₆ | 1A ₅ | GND | GND | 1B ₅ | 1B ₆ |
| D | 1A ₈ | 1A ₇ | GND | GND | 1B ₇ | 1B ₈ |
| E | 1A ₁₀ | 1A ₉ | V _{CC} | V _{CC} | 1B ₉ | 1B ₁₀ |
| F | 2A ₂ | 2A ₁ | V _{CC} | V _{CC} | 2B ₁ | 2B ₂ |
| G | 2A ₄ | 2A ₃ | V _{CC} | GND | 2B ₃ | 2B ₄ |
| Н | 2A ₆ | 2A ₅ | GND | GND | 2B ₅ | 2B ₆ |
| J | 2A ₈ | 2A ₇ | 2A ₉ | 2B ₉ | 2B ₇ | 2B ₈ |
| K | 2A ₁₀ | 3A ₁₀ | GND | GND | 3B ₁₀ | 2B ₁₀ |
| L | 3A ₉ | 3A ₈ | GND | GND | 3B ₈ | 3B ₉ |
| M | 3A ₇ | 3A ₆ | GND | V _{CC} | 3B ₆ | 3B ₇ |
| N | 3A ₅ | 3A ₄ | V _{CC} | V _{CC} | 3B ₄ | 3B ₅ |
| Р | 3A ₃ | 3A ₂ | V _{CC} | V _{CC} | 3B ₂ | 3B ₃ |
| R | 3A ₁ | 4A ₁₀ | GND | GND | 4B ₁₀ | 3B ₁ |
| Т | 4A ₉ | 4A ₈ | GND | GND | 4B ₈ | 4B ₉ |
| U | 4A ₇ | 4A ₆ | GND | 4B ₁ | 4B ₆ | 4B ₇ |
| ٧ | 4A ₅ | 4A ₄ | 4A ₁ | OE ₄ | 4B ₄ | 4B ₅ |
| W | 4A ₃ | 4A ₂ | OE ₃ | NC | 4B ₂ | 4B ₃ |

Truth Tables

| Inp | uts | Inputs/Outputs | | |
|-----------------|-----------------|----------------|---------|--|
| OE ₁ | OE ₂ | 1A, 1B | 2A, 2B | |
| L | L | 1A = 1B | 2A = 2B | |
| L | Н | 1A = 1B | Z | |
| Н | L | Z | 2A = 2B | |
| Н | Н | Z | Z | |

| Inp | uts | Inputs/Outputs | | |
|-----------------|-----------------|------------------------|---------|--|
| OE ₃ | OE ₄ | OE ₄ 3A, 3B | | |
| L | L | 3A = 3B | 4A = 4B | |
| L | Н | 3A = 3B | Z | |
| Н | L | Z | 4A = 4B | |
| Н | Н | Z | Z | |

Connection Diagram

(Top Thru View)

Pin Descriptions

| Pin Name | Description |
|---|--------------------|
| \overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3 , \overline{OE}_4 | Bus Switch Enables |
| 1A, 2A, 3A, 4A | Bus A |
| 1B, 2B, 3B, 4B | Bus B |
| NC | No Connect |

FBGA Pin Assignments

(48-Bit Routing)

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|------------------|------------------|------------------|------------------|------------------|------------------|
| Α | 1A ₂ | 1A ₁ | NC | OE ₂ | 1B ₁ | 1B ₂ |
| В | 1A ₄ | 1A ₃ | 1A ₇ | OE ₁ | 1B ₃ | 1B ₄ |
| С | 1A ₆ | 1A ₅ | GND | 1B ₇ | 1B ₅ | 1B ₆ |
| D | 1A ₁₀ | 1A ₉ | 1A ₈ | 1B ₈ | 1B ₉ | 1B ₁₀ |
| E | 1A ₁₂ | 1A ₁₁ | 2A ₁ | 2B ₁ | 1B ₁₁ | 1B ₁₂ |
| F | 2A ₄ | 2A ₃ | 2A ₂ | 2B ₂ | 2B ₃ | 2B ₄ |
| G | 2A ₆ | 2A ₅ | V _{CC} | GND | 2B ₅ | 2B ₆ |
| Н | 2A ₈ | 2A ₇ | GND | GND | 2B ₇ | 2B ₈ |
| J | 2A ₁₀ | 2A ₉ | 2A ₁₁ | 2B ₁₁ | 2B ₉ | 2B ₁₀ |
| K | 2A ₁₂ | 3A ₁₂ | GND | GND | 3B ₁₂ | 2B ₁₂ |
| L | 3A ₁₁ | 3A ₁₀ | GND | GND | 3B ₁₀ | 3B ₁₁ |
| М | 3A ₉ | 3A ₈ | GND | V _{CC} | 3B ₈ | 3B ₉ |
| N | 3A ₇ | 3A ₆ | 3A ₂ | 3B ₂ | 3B ₆ | 3B ₇ |
| Р | 3A ₅ | 3A ₄ | 3A ₁ | 3B ₁ | 3B ₄ | 3B ₅ |
| R | 3A ₃ | 4A ₁₂ | 4A ₈ | 4B ₈ | 4B ₁₂ | 3B ₃ |
| T | 4A ₁₁ | 4A ₁₀ | 4A ₇ | 4B ₇ | 4B ₁₀ | 4B ₁₁ |
| U | 4A ₉ | 4A ₆ | GND | 4B ₁ | 4B ₆ | 4B ₉ |
| ٧ | 4A ₅ | 4A ₄ | 4A ₁ | OE ₄ | 4B ₄ | 4B ₅ |
| W | 4A ₃ | 4A ₂ | OE ₃ | NC | 4B ₂ | 4B ₃ |

Truth Tables

| Inj | outs | Inputs/Outputs | | | |
|-----------------|-----------------|----------------|---------|--|--|
| ŌE ₁ | ŌE ₂ | 1A, 1B | 2A, 2B | | |
| L | L | 1A = 1B | 2A = 2B | | |
| L | Н | 1A = 1B | Z | | |
| Н | L | Z | 2A = 2B | | |
| Н | Н | Z | Z | | |

| Inp | uts | Inputs/Outputs | | |
|-----------------|-----------------|----------------|---------|--|
| OE ₃ | OE ₄ | 3A, 3B | 4A, 4B | |
| L | L | 3A = 3B | 4A = 4B | |
| L | Н | 3A = 3B | Z | |
| Н | L | Z | 4A = 4B | |
| Н | Н | Z | Z | |

Absolute Maximum Ratings(Note 2)

Recommended Operating Conditions (Note 5)

Power Supply Operating (V_{CC}) 4.5V to 5.5V Input Voltage (V_{IN}) 0V to 5.5V Output Voltage (V_{OUT}) 0V to 5.5V

128 mA Input Rise and Fall Time (t_r, t_f)

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: V_S is the voltage observed/applied at either A or B Ports across the switch.

Note 4: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 5: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| | | V _{CC} | $T_A =$ | –40 °C to + | 85 °C | | Conditions |
|-------------------|---------------------------------------|-----------------|---------|-----------------|-------|-------|---|
| Symbol | Parameter | (V) | Min | Typ (Note 6) | Max | Units | |
| V _{IK} | Clamp Diode Voltage | 4.5 | | | -1.2 | V | I _{IN} = -18 mA |
| V _{IH} | HIGH Level Input Voltage | 4.5 - 5.5 | 2.0 | | | V | |
| V _{IL} | LOW Level Input Voltage | 4.5 - 5.5 | | | 8.0 | V | |
| V _{OH} | HIGH Level | 4.5 - 5.5 | | See Figure 4 | 4 | V | |
| I | Input Leakage Current | 5.5 | | | ±1.0 | μΑ | $0 \le V_{IN} \le 5.5V$ |
| | | 0 | | | 10 | μΑ | V _{IN} = 5.5V |
| I _{OZ} | OFF-STATE Leakage Current | 5.5 | | | ±1.0 | μΑ | $0 \le A, B \le V_{CC}$ |
| R _{ON} | Switch On Resistance | 4.5 | | 4 | 7 | Ω | $V_{IN} = 0V$, $I_{IN} = 64$ mA |
| | (Note 7) | 4.5 | | 4 | 7 | Ω | $V_{IN} = 0V$, $I_{IN} = 30$ mA |
| | | 4.5 | | 35 | 50 | Ω | V _{IN} = 2.4V, I _{IN} = 15 mA |
| I _{CC} | Quiescent Supply Current | | | | 1.5 | mA | $OE_1 = OE_2 = GND$ |
| | | 5.5 | | | 1.0 | | $V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$ |
| | | 0.0 | | | 10 | μА | $OE_1 = OE_2 = V_{CC}$ |
| | | | | | 10 | μΑ | $V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$ |
| Δ I _{CC} | Increase in I _{CC} per Input | 5.5 | | | 2.5 | mA | One Input at 3.4V |
| | | | | | | | Other Inputs at V_{CC} or GND |
| V _{IKU} | Voltage Undershoot | 5.5 | | | -2.0 | V | $0.0 \text{ mA} \ge I_{IN} \ge -50 \text{ mA}$ |
| | | | | | | | $\overline{OE}_{1,2} = 5.5V$ |

Note 6: Typical values are at V_{CC} = 5.0V and T_A= +25°C

Note 7: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

| Symbol | Parameter | $T_A = -40 \text{ °C to } +85 \text{ °C},$ $C_L = 50\text{pF}, \text{ RU} = \text{RD} = 500\Omega$ $V_{CC} = 4.5 - 5.5\text{V}$ | | Units | Conditions | Figure Number |
|-------------------------------------|---------------------------------------|---|------|-------|--|------------------|
| | | Min | Max | | | |
| t _{PHL} , t _{PLH} | Propagation Delay Bus to Bus (Note 8) | | 0.25 | ns | V _I = OPEN | Figures 2, 3 |
| t _{PZH} , t _{PZL} | Output Enable Time | 1.5 | 10.0 | ns | $V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH} | Figures 2, 3 |
| t _{PHZ} , t _{PLZ} | Output Disable Time | 1.5 | 9.0 | ns | $V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ} | Figures 2, 3 |

Note 8: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 9)

| Symbol | Parameter | Тур | Max | Units | Conditions |
|------------------|-------------------------------|-----|-----|-------|-----------------------------------|
| C _{IN} | Control Pin Input Capacitance | 3 | | pF | V _{CC} = 5.0V |
| C _{I/O} | Input/Output Capacitance | 6 | | pF | V_{CC} , $\overline{OE} = 5.0V$ |

Note 9: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

Undershoot Characteristic (Note 10)

| Symbol | Parameter | Min | Тур | Max | Units | Conditions |
|-------------------|----------------------------------|-----|-----------------------|-----|-------|------------|
| V _{OUTU} | Output Voltage During Undershoot | 2.5 | V _{OH} - 0.3 | | V | Figure 1 |

Note 10: This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage





FIGURE 1.


Device Test Conditions

| Parameter | Value | Units | |
|-----------------|---------------|-------|--|
| V _{IN} | see Waveforms | V | |
| $R_1 = R_2$ | 100K | Ω | |
| V_{TRI} | 11.0 | V | |
| Vcc | 5.5 | V | |

Transient Input Voltage (V_{IN}) Waveform



AC Loading and Waveforms



Note: Input driven by 50Ω source terminated in 50Ω Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 2. AC Test Circuit






FIGURE 3. AC Waveforms





- A. THIS PACKAGE CONFORMS TO JEDEC M0-205 B. ALL DIMENSIONS IN MILLIMETERS
- D. ALAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA114ArevE

114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA114A Preliminary

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com