



**Common Bus CPU Card (C3)
Family for 64-bit MIPS
Processors**

PRELIMINARY

**IDT7M9516 IDT7M9521
IDT7M9518 IDT7M9522
IDT7M9519 IDT7M9523
IDT7M9520**

FEATURES:


- Supports IDT Common Bus CPU Card (C3) electrical and mechanical specifications.
- C3 Card family supports IDT 64bit MIPS family including R4650, R4700, R64475, R5000, R64575 for easy scaling of performance.
- Low profile, mezzanine form-factor. Ideal daughtercard for:
 - Compact PCI
 - VME
 - Ethernet / ATM switches
- Utilizes SAMTEC CLP connectors
 - 100 pin Conn. A: part number: CLP-150-02-L-D-PA
 - 96 pin Conn. B: part number: CLP-148-02-L-D-PA
- Onboard clock generation circuitry for processor/system clocks
- Onboard processor reset and configuration circuitry.
- 5V Tolerance

DESCRIPTION:

The C3 family are CPU mezzanine daughtercards based on IDT's MIPS processors. The C3 Card family is designed to replace the CPU and specific support circuitry around the CPU in a system design. The goal of the C3 is to provide the system designer a seamless hardware migration path through IDT's family of 64-bit MIPS processors (R4650, R4700, R64475, R5000, R64575), and to simplify the overall system implementation requirements of those processors.

Each of the above processors has a unique pin configuration/package; therefore, a system designer would normally be required to implement a unique board design for each of the processors. The goal of the C3 is to eliminate the differences between these processors at the system interface level, and to allow the system designer to implement a single baseboard design which will support C3 cards featuring the R4650, R4700, R64475, R5000, R64575 or future processors.

FUNCTIONAL BLOCK DIAGRAM



SyncOut must be tied to SyncIn for proper operation

4266 dwg 01

JULY 1999

BOARD OVERVIEW

The C3 processor cards consist of the following functional blocks: 64bit MIPS CPU, clock generation circuitry for the processor/system clocks, processor reset and configuration circuitry, and an optional L2 cache subsystem.



RESET CONFIGURATION

The C3 contains on board reset generation logic that provides all of the reset requirements of the processor. This reset logic handles all Power On Reset requirements, as well as handling two system hard reset sources (S_HardRST*, A_HardRST*) and a system soft reset source (SoftRST*). In addition, the reset logic of the C3 also provides a reset output (RSTOut*) to the system that is asserted whenever there is a processor hard reset.

C3 CONFIGURATION

The C3 is configured through a set of static configuration inputs. The configuration inputs are used for both C3 clock configuration and processor configuration. The clock configuration inputs are used to set the system bus clock frequency and the CPU core to system bus clock multiplier. The processor configuration inputs are used to configure the following: endianness (big/little), drive strength (83%/100%), internal timer (enabled/disabled), write type (R4X00/pipelined) and block write data rate (D/Dx/Dxx/Dxxx).

PACKAGE DIMENSIONS



NOTES:

1. All dimensions in inches.
2. Actual component placement may differ from those shown in the diagram.

4266 dwg 2A

4266 dwg 05

CLOCK GENERATION

The C3 provides nine clock outputs that are associated with system bus clock generation, as well as a 20MHz clock output and a 24MHz clock output. The ten bus clock outputs consist of nine identical buffered system clocks and one dedicated output for processor to system clock synchronization. The system clocks - SysCLK(0:8) - are provided to drive devices on the system bus, as well as other devices that need to operate at the system clock frequency. The processor synchronization clock output (SyncOut) must be connected to the processor synchronization clock input (SyncIn) through a delay path that matches the delay path of the system clocks to ensure proper operation of the C3 in the system. The 20MHz and 24MHz clocks are provided for system peripherals that have fixed frequency requirements.

WATCHDOG TIMER

The watchdog timer input (WDSrb pin B-172) of the C3 must be strobed periodically to prevent the watchdog timer output (WDO* pin B-173) from being asserted. If the input is not strobed within 1 second of the previous strobe, the output will be asserted. Note that if the watchdog timer functionality is not required, these pins can be left unconnected.

5V TOLERANCE CIRCUITRY

5V tolerance is provided by running the signals through bus switches. All inputs and I/O's are 5V tolerant except for SYNCIN. The input voltage on SYNCIN must not exceed VCC3 + 0.3V. (Not available on 7M9521 and 7M9522).

PINOUT⁽¹⁾

Connector A			Connector B		
VCC5	1	51	VCC5	101	149
SysAD(10)	2	52	SysCMD(7)	102	150
SysAD(41)	3	53	GND	103	151
SysCMD(6)	4	54	SysAD(9)	104	152
GND	5	55	SysAD(40)	105	153
SysAD(8)	6	56	SysCMD(5)	106	154
ClkMult(0)	7	57	ScTCE*	107	155
ClkMult(1)	8	58	A_HardRst*	108	156
GND	9	59	ClkMult(2)	109	157
SysADP(4)	10	60	SysADC(0)	110	158
RSVD	11	61	SysAD(39)	111	159
SysCMD(4)	12	62	GND	112	160
GND	13	63	RSVD	113	161
SysAD(7)	14	64	SysCMD(3)	114	162
SysAD(38)	15	65	SysAD(6)	115	163
WrRdy*	16	66	VCC3	116	164
GND	17	67	SysAD(37)	117	165
SysAD(5)	18	68	SysCMD(2)	118	166
SysAD(36)	19	69	SysAD(4)	119	167
GND	20	70	GND	120	168
SysCMD(1)	21	71	SysAD(35)	121	169
SysAD(3)	22	72	SysCMD(0)	122 ⁽²⁾	170
GND	23	73	SysAD(2)	123	171
SysAD(34)	24	74	VCC3	124	172
INT5*	25	75	INT4*	125	173
SysAD(33)	26	76	SysAD(1)	126	174
GND	27	77	SysAD(32)	127	175
SysAD(0)	28	78	VCC3	128	176
INT2*	29	79	INT3*	129	177
GND	30	80	SysAD(16)	130	178
SysAD(48)	31	81	INT1*	131	179
SysAD(17)	32	82	VCC3	132	180
GND	33	83	SysAD(49)	133	181
INT0*	34	84	SysAD(18)	134	182
SysAD(50)	35	85	ValidIn*	135	183
GND	36	86	GND	136	184
SysAD(19)	37	87	RSVD	137	185
SysAD(20)	38	88	SysAD(51)	138	186
GND	39	89	SysAD(52)	139	187
SysAD(21)	40	90	VCC3	140	188
RELEASE*	41	91	ValidOut*	141	189
GND	42	92	RSVD	142	190
RdRdy*	43	93	GND	143	191
SysAD(54)	44	94	SysAD(53)	144	192
GND	45	95	SysAD(22)	145	193
SysAD(23)	46	96	SysAD(55)	146	194
NMI*	47	97	VCC3	147	195
GND	48	98	SysADP(2)	148	196
SysAD(24)	49	99	SysADP(6)		
VCC5	50	100	VCC5		

NOTE:

1. The pinout of the C3 card is from a top view.
2. This pin is not connected (NC) on the 7M9516.

4266 dwg 03

PIN DEFINITIONS

Signal Name	Signal Definition	Type	Description
SysAD(63:0)	System (CPU) Address/Data Bus	I/O	64-bit multiplexed address/data bus. This bus is driven by the C3 during the address phase (SysCMD(8)=0) of a bus transaction. Valid data is driven by the C3 during the data phase (SysCMD(8)=1) for writes when ValidOut* is asserted. The C3 receives data on this bus during the data phase for reads when ValidIn* is sampled low.
SysADP(7:0)	SysAD Parity	I/O	Even parity is generated during the data phase for writes. Even parity is checked during the data phase for reads if SysCMD(4) is low. Timing and valid sample windows match SysAD(63:0). SysADP(0) is associated with SysAD(7:0), SysADP(1) is associated with SysAD(15:8).
SysCMD(8:0)	System (CPU) command/data	I/O	This is the 9-bit processor command bus.
SysCLK(8:0)	System (CPU) Clocks	Output	Nine identical clocks for devices residing on the C3 processor bus. All processor transitions/transactions are referenced with respect to these clocks.
SyncOut	Synchronization Clock Output	Output	The C3 system clock generator synchronization output must be connected to SyncIn through an interconnect scheme that matches that used on SysCLK(8:0).
SyncIn Clock Input	Synchronization	Input	C3 system clock generator synchronization input. This pin must be connected to SyncOut for the C3 to operate.
RdRdy*	Read Ready	Input	This pin is driven low by the system to indicate that the system is ready to accept a C3 read request.
WrRdy*	Write Ready	Input	This pin is driven low by the system to indicate that the system is ready to accept a C3 write request.
ValidOut*	Valid Output	Output	This pin is driven low by the C3 to indicate that it is driving a valid address/data on the SysAD, SysADP and SysCMD busses.
ValidIn*	Valid Input	Input	This pin is driven low by the system to indicate that it is presenting valid address/data on the SysAD, SysADP and SysCMD busses.
Endian	Endian	Config Input	Endian configuration input. 0=big, 1=little
OutDrv	Output Drive	Config Input	Output drive strength configuration input. 0=100%, 1=83%
TimerEn*	Timer Enable	Config Input	CPU internal timer interrupt enable configuration input. 0=enable timer, 1=disable timer
WrType	Write Type	Config Input	Write Type configuration input. 0=R4X00 compatible, 1= Pipelined
ClockMult(2:0)	Clock Multiplier	Config Input	000=x2 001=x3 010=x4 011=x5 100-101=reserved 110=SmartClock mode 0 (max CPU core frequency) 111=SmartClock mode 1(max CPU bus frequency)
BlkWr(1:0)	Block Write	Config Input	Block Write data rate 00=DDDD 01=DxDxDxD 10=DxxDxxDxxD 11=DxxxDxxxDxxxD
RELEASE*	Release Interface	Output	This pin is driven low to signal to the requesting device that the system interface is available.
ExtReq*	External Request	Input	This pin is driven low to request the use of the system interface.

PIN DEFINITIONS (CONTINUED)

Signal Name	Signal Definition	Type	Description
ClkFreq(2:0)	SysCLK Frequency	Config Input	In normal mode these inputs specify the system bus clock frequency. In SmartClock mode, these inputs specify the maximum system clock frequency. 000=45MHz (includes 43.75/44) 100=75MHz 001=50MHz 101=83MHz 010=60MHz (includes 58.33) 110=90MHz 011=66MHz 111=100MHz
INT*(5:0)	Interrupts	Input	General processor interrupts.
NMI*	Non-Maskable Interrupt	Input	Non-maskable interrupt
SoftRST*	Soft Reset	Input	Asserting this input causes a processor soft (or warm) reset.
S_HardRST* Hard Reset	Synchronous	Input	Asserting this input causes a processor hard (or cold) reset.
A_HardRST* Hard Reset	Asynchronous	Input	Asserting this input causes a processor hard (or cold) reset.
RSTOut*	Reset Output	Output	This pin is asserted by the C3 to reset system logic. This output is asserted during power-on reset, and whenever HardRST* is asserted.
WDO*	Watch Dog Output	Output	This pin asserted by the C3 whenever there is a timeout of the watchdog timer.
WD_Strb	Watch Dog	Input	This pin must be strobed periodically by the system to prevent the Strobe watchdog timer from timing out.
L2_HIT (ScMatch)	L2 Cache Hit	Output	This pin indicates to the system that a hit has occurred in the on board L2 cache. This pin is a no connect on the 7M9516/18/19/20/23.
ScDOE*	Secondary Cache Data OE*	Input	Only used when a secondary cache is implemented with the R5K internal cache controller. This pin is a no connect on the 7M9516/18/19/20/23.
ScWord(1:0)	Secondary Cache Word	I/O	Only used when a secondary cache is implemented with the R5K internal cache controller
ScTCE*	Secondary Cache Tag Chip Enable	Output	This pin indicates to the system when the L2 cache controller of the R5K is accessing the Tag RAM. This pin is driven high by the 7M9516/18/19/20/23.
20MHz Out	20MHz Clock	Output	20MHz Clock
24MHz Out	24MHz Clock	Output	24MHz Clock
GND	Ground	Supply	System Ground
VCC3	+3.3V	Supply	System 3.3V Supply
VCC5	+5V	Supply	System 5V Supply

4266 tbl 03

ENVIRONMENTAL


	Temp. (°C)		Humidity ⁽¹⁾ Condition	
	Min	Max	Min	Max
Operating	0	55	20%	80%
Non-Op.	-10	60	10%	90%
Storage	-25	60	10%	90%

NOTE:

1. Non-Condensing

4266 tbl 02

ORDERING INFORMATION



4266 dwg 04



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015
 fax: 408-492-8674
 www.idt.com

for Tech Support:
 408-988-5647
 ssdhelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.