6367254 MOTOROLA SC (XSTRS/R F)

96D 81076 D

T-33-13

MJ13080 MJ13081

MOTOROLA SEMICONDUCTOR I

Designer's Data Sheet

SWITCHMODE II SERIES NPN SILICON POWER TRANSISTORS

The MJ13080 and MJ13081 transistors are designed for highvoltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

- Switching Regulators
- Inverters
- · Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

100 ns Inductive Fall Time @ 25°C (Typ) 150 ns Inductive Crossover Time @ 25°C (Typ) 400 ns Inductive Storage Time @ 25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads

Saturation Voltages Leakage Currents


MAXIMUM RATINGS

Rating	Symbol	MJ13080	MJ13081	Unit
Collector-Emitter Voltage	VCEO	400	450	Vdc
Collector-Emitter Voltage	VCEV	650	750	Vdc
Emitter Base Voltage	V _{EB}	6	.0	Vdc
Collector Current — Continuous — Peak (1)	I _C I _{CM}	8.0 12		Adc
Base Current — Continuous — Peak (1)			Adc	
Total Power Dissipation @ T _C = 25°C @ T _C = 100°C Derate above 25°C	PD	150 85.5 0.86		Watts W/°C
Operating and Storage Junction Temperature Range	TJ. T _{stg}	-65 to	+200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	ΤL	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.






NPN SILICON POWER TRANSISTORS

400 AND 450 VOLTS 150 WATTS

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data - representing device characteristics boundaries - are given to facilitate "worst case" design.







CL COTDICAL	CHARACTE	DISTICS /To:	- 25°C unless othe	rwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 1) (I _C = 100 mA, I _B = 0) MJ13080 MJ13081	VCEO(sus)	400 450		=	Vdc
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)	ICEV	_	_	0.5 2.5	mAdo
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)	ICER	_	-	3.0	mAdo
Emitter Cutoff Current (V _{EB} = 6.0 Vdc, I _C = 0)	[‡] EBO	_	-	1.0	mAdd

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	IS/b	See Figure 12	
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13	

ON CHARACTERISTICS (1)

DC Current Gain	hFE	8.0	_	_	_
Collector-Emitter Saturation Voltage (I _C = 5.0 Adc, I _B = 1.0 Adc) (I _C = 8.0 Adc, I _B = 1.6 Adc) (I _C = 5.0 Adc, I _B = 1.0 Adc, T _C = 100°C)	VCE(sat)	= _	- - -	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage (I _C = 5.0 Adc, I _B = 1.0 Adc) (I _C = 5.0 Adc, I _B = 1.0 Adc, T _C = 100°C)	VBE(sat)		_	1.5 1.5	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance	Cob				рF
(VCB = 10 Vdc, IF = 0, f _{test} = 1.0 kHz)	, ,,	-	-	300	

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)					
Delay Time	1 _d	Γ –	0.025	0.05	μS
VCC = 250 Vdc, IC = 5.0 Adc,	tr	_	0.10	0.50]
B1 = 0.7 Adc, τ _p = 30 μs,	te		0.50	1.50	
Fall Time Duty Cycle ≤2%, VBE(off) = 5.0 Vdc)	tf	T -	0.15	0.50	

Inductive Load, Clamped (Table 1)

Middellee Tona' C							
Storage Time			t _{sv}	i –	0.75	2.20	μs
Crossover Time	$(I_{C(pk)} = 5.0 A,$	(T.j = 100°C)	tc		0.22	0.40	
Fall Time	IB1 = 0.7 Adc,	, , ,	tfi		0.175	0.35	
Storage Time	V _{BE(off)} = 5.0 Vdc,		tsv	1 -	0.40		
Crossover Time	V _{CE(pk)} = 250 V)	(T _{.J} = 25°C)	tc	_	0.15	_	
Fall Time	*CE(pk) - 200 */	1.3	tfi	_	0.10	_	

(1) Pulse Test: PW - 300 μs, Duty Cycle ≤2%.




6367254 MOTOROLA SC (XSTRS/R F)


96D 81078 D


MJ13080, MJ13081


T-33-13


TYPICAL ELECTRICAL CHARACTERISTICS














96

6367254 MOTOROLA SC (XSTRS/R F)

MJ13080, MJ13081

96D 81079 D T-33-13

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE






FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 8 — PEAK REVERSE CURRENT 80 Ic = 5.0 A βf = 5.0 E CURRENT 0.9 T_J = 25°C 2 0 3 0 4.0 5.0 6.0 VBE(eff) BASE-EMITTER VOLTAGE (VOLTS)

T-33-13

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

tsv = Voltage Storage Time, 90% IB1 to 10% Vclamp

trv = Voltage Rise Time, 10-90% Vclamp

tfi = Current Fall Time, 90-10% IC

tti = Current Tail, 10-2% IC

t_C = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms


is shown in Figure 7 to aid in the visual identity of these


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222: $P_{SWT} = 1/2 \ V_{CC} \ I_{C}(t_{c}) f$

In general, t_{rv} + t_{fi} \simeq t_c . However, at lower test currents this relationship may not be valid.


As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_{C} and t_{SV}) which are guaranteed at 100°C .

INDUCTIVE SWITCHING










6367254 MOTOROLA SC (XSTRS/R F)

MANAGER AND AND MANAGE AND MANAGES

MJ13080, MJ13081

96D 81081 D T-33-/3



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C=25^{\circ}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

 $T_{J\{pk\}}$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.



