



3.3V CMOS 18-BIT UNIVERSAL IDT74ALVCHR16601 BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(o)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- $V_{cc} = 3.3V \pm 0.3V$, Normal Range
- $V_{cc} = 2.7V$ to $3.6V$, Extended Range
- $V_{cc} = 2.5V \pm 0.2V$
- CMOS power levels ($0.4\mu\text{W}$ typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in SSOP, TSSOP, and TVSOP packages

DRIVE FEATURES:

- Balanced Output Drivers: $\pm 12\text{mA}$
- Low Switching Noise

APPLICATIONS:

- 3.3V high speed systems
- 3.3V and lower voltage computing systems

DESCRIPTION:

This 18-bit universal bus transceiver is built using advanced dual metal CMOS technology. The transceiver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.


Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable \overline{OEAB} is active low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, CLKBA and CLKENBA.

The ALVCHR16601 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive $\pm 12\text{mA}$ at the designated threshold levels.

The ALVCHR16601 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

JUNE 1999

PIN CONFIGURATION

OEAB	1	56	CLKENAB
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
Vcc	7	50	Vcc
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
Vcc	22	35	Vcc
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
OEBA	27	30	CLKBA
LEBA	28	29	CLKENBA

SSOP/ TSSOP/ TSV SOP
TOP VIEW

PIN DESCRIPTION

Pin Names	Description
OEAB	A-to-B Output Enable Input (Active LOW)
OEBA	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs ⁽¹⁾
Bx	B-to-A Data Inputs or A-to-B 3-State Outputs ⁽¹⁾
CLKENAB	A-to-B Clock Enable Input (Active LOW)
CLKENBA	B-to-A Clock Enable Input (Active LOW)

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
Ik	Continuous Clamp Current, Vi < 0 or Vi > Vcc	±50	mA
Ik	Continuous Clamp Current, Vo < 0	-50	mA
Icc	Continuous Current through each Vcc or GND	±100	mA
Iss			

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	pF
COUT	Output Capacitance	VOUT = 0V	7	9	pF
Ci/o	I/O Port Capacitance	VIN = 0V	7	9	pF

NOTE:

1. As applicable to the device type.

FUNCTION TABLE^(1,2)

Inputs					Outputs	
CLKENAB	OEAB	LEAB	CLKAB	Ax	Bx	
X	H	X	X	X	Z	
X	L	H	X	L	L	
X	L	H	X	H	H	
H	L	L	X	X	B ⁽³⁾	
L	L	L	↑	L	L	
L	L	L	↑	H	H	
L	L	L	L or H	X	B ⁽³⁾	

NOTES:

- A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.
- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance
↑ = LOW-to-HIGH transition
- Output level before the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I _{IH}	Input HIGH Current	VCC = 3.6V	V _I = VCC	—	—	±5	µA
I _{IL}	Input LOW Current	VCC = 3.6V	V _I = GND	—	—	±5	µA
I _{OZH}	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	V _O = VCC	—	—	±10	µA
			V _O = GND	—	—	±10	
V _{IK}	Clamp Diode Voltage	VCC = 2.3V, I _{IN} = -18mA		—	-0.7	-1.2	V
V _H	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I _{CCL} I _{CCH} I _{CZZ}	Quiescent Power Supply Current	VCC = 3.6V VIN = GND or VCC		—	0.1	40	µA
ΔI _{CC}	Quiescent Power Supply Current Variation	One input at VCC - 0.6V, other inputs at VCC or GND		—	—	750	µA

NOTE:

1. Typical values are at VCC = 3.3V, +25°C ambient.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
I _{BHH} I _{BHL}	Bus-Hold Input Sustain Current	VCC = 3V	V _I = 2V	-75	—	—	µA
			V _I = 0.8V	75	—	—	
I _{BHH} I _{BHL}	Bus-Hold Input Sustain Current	VCC = 2.3V	V _I = 1.7V	-45	—	—	µA
			V _I = 0.7V	45	—	—	
I _{BHHO} I _{BHLO}	Bus-Hold Input Overdrive Current	VCC = 3.6V	V _I = 0 to 3.6V	—	—	±500	µA

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at VCC = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I _{OH} = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I _{OH} = - 4mA	1.9	—	
			I _{OH} = - 6mA	1.7	—	
		VCC = 2.7V	I _{OH} = - 4mA	2.2	—	
			I _{OH} = - 8mA	2	—	
		VCC = 3V	I _{OH} = - 6mA	2.4	—	
			I _{OH} = - 12mA	2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		VCC = 2.3V	I _{OL} = 4mA	—	0.4	
			I _{OL} = 6mA	—	0.55	
		VCC = 2.7V	I _{OL} = 4mA	—	0.4	
			I _{OL} = 8mA	—	0.6	
		VCC = 3V	I _{OL} = 6mA	—	0.55	
			I _{OL} = 12mA	—	0.8	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range.
TA = - 40°C to + 85°C.

OPERATING CHARACTERISTICS, TA = 25°C

Symbol	Parameter	Test Conditions	VCC = 2.5V ± 0.2V	VCC = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	56	63	pF
	Power Dissipation Capacitance Outputs disabled		12	13	

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	V _{CC} = 2.5V ± 0.2V		V _{CC} = 2.7V		V _{CC} = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f _{MAX}		150	—	150	—	150	—	MHz
t _{PLH}	Propagation Delay Ax to Bx or Bx to Ax	1	4.8	—	5.1	1	4.4	ns
t _{PHL}	Propagation Delay LEAB to Bx or LEBA to Ax	1	5.5	—	5.8	1	5.1	ns
t _{PLH}	Propagation Delay CLKAB to Bx or CLKBA to Ax	1.2	5.9	—	6.3	1.4	5.4	ns
t _{PZH}	Output Enable Time OEAB to Bx or OEBA to Ax	1.1	6.3	—	6.6	1.1	5.6	ns
t _{PZL}	Output Disable Time OEAB to Bx or OEBA to Ax	1	4.2	—	5.1	1.6	4.7	ns
t _{su}	Set-up Time, data before CLK↑	2.3	—	2.4	—	2.1	—	ns
t _{su}	Set-up Time, data before LE↓, CLK HIGH	2	—	1.6	—	1.6	—	ns
t _{su}	Set-up Time, data before LE↓, CLK LOW	1.3	—	1.2	—	1.1	—	ns
t _{su}	Set-up Time, CLKEN before CLK↑	2	—	2	—	1.7	—	ns
t _h	Hold Time, data after CLK↑	0.7	—	0.7	—	0.8	—	ns
t _h	Hold Time, data after LE↓, CLK HIGH	1.3	—	1.6	—	1.4	—	ns
t _h	Hold Time, data after LE↓, CLK LOW	1.7	—	2	—	1.7	—	ns
t _h	Hold Time, CLKEN after CLK↑	0.3	—	0.5	—	0.6	—	ns
t _w	Pulse Width, LE HIGH	3.3	—	3.3	—	3.3	—	ns
t _w	Pulse Width, CLK HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
t _{sk(O)}	Output Skew ⁽²⁾	—	—	—	—	—	500	ps


NOTES:

- See TEST CIRCUITS AND WAVEFORMS. TA = -40°C to +85°C.
- Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC} / 2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF



Test Circuit for All Outputs

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.


R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2\text{ns}$; $t_r \leq 2\text{ns}$.

SWITCH POSITION


Test	Switch
Open Drain	
Disable Low	V_{LOAD}
Enable Low	
Disable High	GND
Enable High	
All Other Tests	Open



Output Skew - $t_{SK(x)}$




Propagation Delay




Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times




Pulse Width

NOTES:

1. For $t_{SK(o)}$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $t_{SK(b)}$ OUTPUT1 and OUTPUT2 are in the same bank.

ORDERING INFORMATION



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
 (408) 654-6459