

DESCRIPTION

The Hynix HY57V64820HG is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V64820HG is organized as 4banks of 2,097,152x8.

HY57V64820HG is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTTL.


Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8 or Full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)

FEATURES

- Single 3.3±0.3V power supply
- All device pins are compatible with LVTTTL interface
- JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin pitch
- All inputs and outputs referenced to positive edge of system clock
- Data mask function by DQM
- Internal four banks operation
- Auto refresh and self refresh
- 4096 refresh cycles / 64ms
- Programmable Burst Length and Burst Type
 - 1, 2, 4, 8 or Full page for Sequential Burst
 - 1, 2, 4 or 8 for Interleave Burst
- Programmable $\overline{\text{CAS}}$ Latency ; 2, 3 Clocks

ORDERING INFORMATION


Part No.	Clock Frequency	Power	Organization	Interface	Package
HY57V64820HGT-5/55/6/7	200/183/166/143MHz	Normal	4Banks x 2Mbits x8	LVTTTL	400mil 54pin TSOP II
HY57V64820HGT-K	133MHz				
HY57V64820HGT-H	133MHz				
HY57V64820HGT-8	125MHz				
HY57V64820HGT-P	100MHz				
HY57V64820HGT-S	100MHz				
HY57V64820HGLT-5/55/6/7	200/183/166/143MHz	Low power			
HY57V64820HGLT-K	133MHz				
HY57V64820HGLT-H	133MHz				
HY57V64820HGLT-8	125MHz				
HY57V64820HGLT-P	100MHz				
HY57V64820HGLT-S	100MHz				

PIN CONFIGURATION

PIN DESCRIPTION

PIN	PIN NAME	DESCRIPTION
CLK	Clock	The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK
CKE	Clock Enable	Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh
\overline{CS}	Chip Select	Enables or disables all inputs except CLK, CKE and DQM
BA0, BA1	Bank Address	Selects bank to be activated during \overline{RAS} activity Selects bank to be read/written during \overline{CAS} activity
A0 ~ A11	Address	Row Address : RA0 ~ RA11, Column Address : CA0 ~ CA8 Auto-precharge flag : A10
\overline{RAS} , \overline{CAS} , \overline{WE}	Row Address Strobe, Column Address Strobe, Write Enable	\overline{RAS} , \overline{CAS} and \overline{WE} define the operation Refer function truth table for details
DQM	Data Input/Output Mask	Controls output buffers in read mode and masks input data in write mode
DQ0 ~ DQ7	Data Input/Output	Multiplexed data input / output pin
VDD/VSS	Power Supply/Ground	Power supply for internal circuits and input buffers
VDDQ/VSSQ	Data Output Power/Ground	Power supply for output buffers
NC	No Connection	No connection

FUNCTIONAL BLOCK DIAGRAM

2Mbit x 4banks x 8 I/O Synchronous DRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Ambient Temperature	TA	0 ~ 70	°C
Storage Temperature	TSTG	-55 ~ 125	°C
Voltage on Any Pin relative to VSS	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD relative to VSS	VDD, VDDQ	-1.0 ~ 4.6	V
Short Circuit Output Current	IOS	50	mA
Power Dissipation	PD	1	W
Soldering Temperature · Time	TSOLDER	260 · 10	°C · Sec

Note : Operation at above absolute maximum rating can adversely affect device reliability

DC OPERATING CONDITION (TA=0 to 70°C)

Parameter	Symbol	Min	Typ.	Max	Unit	Note
Power Supply Voltage	VDD, VDDQ	3.0	3.3	3.6	V	1
Input High Voltage	VIH	2.0	3.0	VDDQ + 2.0	V	1,2
Input Low Voltage	VIL	VSSQ - 2.0	0	0.8	V	1,3

Note :

1. All voltages are referenced to VSS = 0V
2. VIH (max) is acceptable 5.6V AC pulse width with ≤3ns of duration
3. VIL (min) is acceptable -2.0V AC pulse width with ≤3ns of duration

AC OPERATING CONDITION (TA=0 to 70°C, VDD=3.3 ± 0.3V, VSS=0V)


Parameter	Symbol	Value	Unit	Note
AC Input High / Low Level Voltage	VIH / VIL	2.4/0.4	V	
Input Timing Measurement Reference Level Voltage	Vtrip	1.4	V	
Input Rise / Fall Time	tR / tF	1	ns	
Output Timing Measurement Reference Level	Voutref	1.4	V	
Output Load Capacitance for Access Time Measurement	CL	50	pF	1

Note :

1. Output load to measure access time is equivalent to two TTL gates and one capacitor (50pF)
For details, refer to AC/DC output circuit

CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Pin	Symbol	Min	Max	Unit
Input capacitance	CLK	C11	2	4	pF
	A0 ~ A11, BA0, BA1, CKE, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, CAS, WE, DQM	C12	2.5	5	pF
Data input / output capacitance	DQ0 ~ DQ7	C1/O	2	6.5	pF

OUTPUT LOAD CIRCUIT

DC CHARACTERISTICS I (TA=0 to 70°C, VDD=3.3±0.3V)

Parameter	Symbol	Min.	Max	Unit	Note
Input Leakage Current	ILI	-1	1	μA	1
Output Leakage Current	ILO	-1	1	μA	2
Output High Voltage	VOH	2.4	-	V	IOH = -4mA
Output Low Voltage	VOL	-	0.4	V	IOL = +4mA

Note :

1. VIN = 0 to 3.6V, All other pins are not tested under VIN = 0V
2. DOUT is disabled, VOUT=0 to 3.6V

DC CHARACTERISTICS II (TA=0 to 70°C, VDD=3.3±0.3V, VSS=0V)

Parameter	Symbol	Test Condition	Speed						Unit	Note	
			-6	-7	-K	-H	-8	-P/S			
Operating Current	IDD1	Burst length=1, One bank active tRC ≥ tRC(min), IOL=0mA	90	85	85	85	85	80	mA	1	
Precharge Standby Current in Power Down Mode	IDD2P	CKE ≤ VIL(max), tCK = min	2						mA		
	IDD2PS	CKE ≤ VIL(max), tCK = ∞	2						mA		
Precharge Standby Current in Non Power Down Mode	IDD2N	CKE ≥ VIH(min), $\overline{CS} \geq VIH(min)$, tCK = min Input signals are changed one time during 2clks. All other pins ≥ VDD-0.2V or ≤ 0.2V	15						mA		
	IDD2NS	CKE ≥ VIH(min), tCK = ∞ Input signals are stable.	12						mA		
Active Standby Current in Power Down Mode	IDD3P	CKE ≤ VIL(max), tCK = min	6						mA		
	IDD3PS	CKE ≤ VIL(max), tCK = ∞	5						mA		
Active Standby Current in Non Power Down Mode	IDD3N	CKE ≥ VIH(min), $\overline{CS} \geq VIH(min)$, tCK = min Input signals are changed one time during 2clks. All other pins ≥ VDD-0.2V or ≤ 0.2V	30						mA		
	IDD3NS	CKE ≥ VIH(min), tCK = ∞ Input signals are stable.	20						mA		
Burst Mode Operating Current	IDD4	tCK ≥ tCK(min), IOL=0mA All banks active	CL=3	150	150	150	150	130	120	mA	1
			CL=2	NA	NA	120				mA	
Auto Refresh Current	IDD5	tRRC ≥ tRRC(min), All banks active	160						mA	2	
Self Refresh Current	IDD6	CKE ≤ 0.2V	1						mA	3	
			400						uA	4	

Note :

- 1.IDD1 and IDD4 depend on output loading and cycle rates. Specified values are measured with the output open
- 2.Min. of tRRC (Refresh RAS cycle time) is shown at AC CHARACTERISTICS II
- 3.HY57V64820HGT-7/K/H/8/P/S
- 4.HY57V64820HGLT-7/K/H/8/P/S

AC CHARACTERISTICS I (AC operating conditions unless otherwise noted)

Parameter	Symbol	-6		-7		-K		-H		-8		-P		-S		Unit	Note	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
System clock cycle time	$\overline{\text{CAS}}$ Latency = 3	tCK3	6	1000	7	1000	7.5	1000	7.5	1000	8	1000	10	1000	10	1000	ns	
	$\overline{\text{CAS}}$ Latency = 2	tCK2	10		10		7.5		10		10		10		12		ns	
Clock high pulse width		tCHW	2.5	-	2.5	-	2.5	-	2.5	-	3	-	3	-	3	-	ns	1
Clock low pulse width		tCLW	2.5	-	2.5	-	2.5	-	2.5	-	3	-	3	-	3	-	ns	1
Access time from clock	$\overline{\text{CAS}}$ Latency = 3	tAC3	-	5.4	-	5.4	-	5.4		5.4	-	6		6	-	6	ns	2
	$\overline{\text{CAS}}$ Latency = 2	tAC2	-	6	-	6	-	5.4		6	-	6	-	6	-	8	ns	
Data-out hold time		tOH	2.7	-	2.7	-	2.7	-	2.7	-	3	-	3	-	3	-	ns	
Data-Input setup time		tDS	1.5	-	1.5	-	1.5	-	1.5	-	2	-	2	-	2	-	ns	1
Data-Input hold time		tDH	0.8	-	0.8	-	0.8	-	0.8	-	1	-	1	-	1	-	ns	1
Address setup time		tAS	1.5	-	1.5	-	1.5	-	1.5	-	2	-	2	-	2	-	ns	1
Address hold time		tAH	0.8	-	0.8	-	0.8	-	0.8	-	1	-	1	-	1	-	ns	1
CKE setup time		tCKS	1.5	-	1.5	-	1.5	-	1.5	-	2	-	2	-	2	-	ns	1
CKE hold time		tCKH	0.8	-	0.8	-	0.8	-	0.8	-	1	-	1	-	1	-	ns	1
Command setup time		tCS	1.5	-	1.5	-	1.5	-	1.5	-	2	-	2	-	2	-	ns	1
Command hold time		tCH	0.8	-	0.8	-	0.8	-	0.8	-	1	-	1	-	1	-	ns	1
CLK to data output in low Z-time		tOLZ	1	-	1.5	-	1.5	-	1.5	-	1	-	1	-	2	-	ns	
CLK to data output in high Z-time	$\overline{\text{CAS}}$ Latency = 3	tOHZ3		5.4		5.4		5.4		5.4		6		6		6	ns	
	$\overline{\text{CAS}}$ Latency = 2	tOHZ2															ns	

Note :

1. Assume tR / tF (input rise and fall time) is 1ns
2. Access times to be measured with input signals of 1v/ns edge rate

AC CHARACTERISTICS II

Parameter		Symbol	-6		-7		-K		-H		-8		-P		-S		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
RAS Cycle Time	Operation	tRC	60	-	62	-	65	-	65	-	68	-	70	-	70	-	ns	
	Auto Refresh	tRRC	60	-	62	-	65	-	65	-	68	-	70	-	70	-	ns	
RAS to CAS Delay		tRCD	18	-	20	-	15	-	20	-	20	-	20	-	20	-	ns	
RAS Active Time		tRAS	42	100K	42	120K	45	120K	45	120K	48	120K	50	120K	50	120K	ns	
RAS Precharge Time		tRP	18	-	20	-	15	-	20	-	20	-	20	-	20	-	ns	
RAS to RAS Bank Active Delay		tRRD	12	-	14	-	15	-	15	-	16	-	20	-	20	-	ns	
CAS to CAS Delay		tCCD	1	-	1	-	1	-	1	-	1	-	1	-	1	-	CLK	
Write Command to Data-In Delay		tWTL	0	-	0	-	0	-	0	-	0	-	0	-	0	-	CLK	
Data-In to Precharge Command		tDPL	2	-	1	-	1	-	1	-	1	-	1	-	1	-	CLK	
Data-In to Active Command		tDAL	5	-	4	-	4	-	4	-	4	-	3	-	3	-	CLK	
DQM to Data-Out Hi-Z		tDQZ	2	-	2	-	2	-	2	-	2	-	2	-	2	-	CLK	
DQM to Data-In Mask		tDQM	0	-	0	-	0	-	0	-	0	-	0	-	0	-	CLK	
MRS to New Command		tMRD	2	-	1	-	1	-	1	-	1	-	1	-	1	-	CLK	
Precharge to Data Output Hi-Z	CAS Latency = 3	tPROZ3	3	-	3	-	3	-	3	-	3	-	3	-	3	-	CLK	
	CAS Latency = 2	tPROZ2	2	-	2	-	2	-	2	-	2	-	2	-	2	-	CLK	
Power Down Exit Time		tPDE	1	-	1	-	1	-	1	-	1	-	1	-	1	-	CLK	
Self Refresh Exit Time		tSRE	1	-	1	-	1	-	1	-	1	-	1	-	1	-	CLK	1
Refresh Time		tREF	-	64	-	64	-	64	-	64	-	64	-	64	-	64	ms	

Note :

1. A new command can be given tRRC after self refresh exit

DEVICE OPERATING OPTION TABLE
HYHY57V64820(L)T-6

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
166MHz(6ns)	3CLKs	3CLKs	7CLKs	10CLKs	3CLKs	5.4ns	2.7ns
143MHz(7ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.4ns	2.7ns
133MHz(7.5ns)	2CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.4ns	2.7ns

57V64820HG(L)T-7

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
143MHz(7ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.4ns	2.7ns
133MHz(7.5ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.4ns	2.7ns
100MHz(10ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	3ns

HY57V64820HG(L)T-K

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
133MHz(7.5ns)	2CLKs	2CLKs	6CLKs	8CLKs	2CLKs	5.4ns	2.7ns
125MHz(8ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	6ns	3ns
100MHz(10ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	3ns

HY57V64820HG(L)T-H

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
133MHz(7.5ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.4ns	2.7ns
125MHz(8ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	6ns	3ns
100MHz(10ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	3ns

HY57V64820HG(L)T-8

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
125MHz(8ns)	3CLKs	3CLKs	7CLKs	10CLKs	3CLKs	6ns	3ns
100MHz(10ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	3ns
83MHz(12ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	3ns

HY57V64820HG(L)T-P

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
100MHz(10ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	3ns
83MHz(12ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	3ns
66MHz(15ns)	2CLKs	2CLKs	4CLKs	6CLKs	2CLKs	6ns	3ns

HY57V64820HG(L)T-S

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
100MHz(10ns)	3CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	3ns
83MHz(12ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	3ns
66MHz(15ns)	2CLKs	2CLKs	4CLKs	6CLKs	2CLKs	6ns	3ns

COMMAND TRUTH TABLE

Command		CKEn-1	CKEn	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	DQM	ADDR	A10/ AP	BA	Note
Mode Register Set		H	X	L	L	L	L	X	OP code			
No Operation		H	X	H	X	X	X	X	X			
				L	H	H	H					
Bank Active		H	X	L	L	H	H	X	RA		V	
Read		H	X	L	H	L	H	X	CA	L	V	
Read with Autoprecharge										H		
Write		H	X	L	H	L	L	X	CA	L	V	
Write with Autoprecharge										H		
Precharge All Banks		H	X	L	L	H	L	X	X	H	X	
Precharge selected Bank										L	V	
Burst Stop		H	X	L	H	H	L	X	X			
DQM		H	X					V	X			
Auto Refresh		H	H	L	L	L	H	X	X			
Burst-READ-Single-WRITE		H	X	L	L	L	L	X	A9 Pin High (Other Pins OP code)			
Self Refresh ¹	Entry	H	L	L	L	L	H	X	X			
	Exit	L	H	H	X	X	X	X				
L				H	H	H						
Precharge power down	Entry	H	L	H	X	X	X	X	X			
				L	H	H	H					
	Exit	L	H	H	X	X	X	X				
				L	H	H	H					
Clock Suspend	Entry	H	L	H	X	X	X	X	X			
				L	V	V	V					
	Exit	L	H	X				X				

Note :

1. Exiting Self Refresh occurs by asynchronously bringing CKE from low to high
2. X = Don't care, H = Logic High, L = Logic Low. BA =Bank Address, RA = Row Address, CA = Column Address, Opcode = Operand Code, NOP = No Operation

PACKAGE INFORMATION

400mil 54pin Thin Small Outline Package

