

64K (8K x 8) CMOS EPROM

FEATURES

- High speed performance
 - 120 ns access time available
- CMOS Technology for low power consumption
 - 20 mA Active current
 - 100 μ A Standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID aids automated programming
- Separate chip enable and output enable controls
- High speed "express" programming algorithm
- Organized 8K x 8: JEDEC standard pinouts
 - 28-pin Dual-in-line package
 - 32-pin PLCC Package
 - 28-pin SOIC package
 - Tape and reel
- Available for the following temperature ranges
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C


DESCRIPTION

The Microchip Technology Inc. 27C64 is a CMOS 64K bit (electrically) Programmable Read Only Memory. The device is organized as 8K words by 8 bits (8K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 120 ns. CMOS design and processing enables this part to be used in systems where reduced power consumption and high reliability are requirements.


A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC or SOIC packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages.

PACKAGE TYPES

DIP/SOIC



PLCC



1.0 ELECTRICAL CHARACTERISTICS

1.1 Maximum Ratings*

V_{CC} and input voltages w.r.t. V_{SS} -0.6V to + 7.25V

V_{PP} voltage w.r.t. V_{SS} during programming -0.6V to +14V

Voltage on A9 w.r.t. V_{SS} -0.6V to +13.5V

Output voltage w.r.t. V_{SS} -0.6V to V_{CC} +1.0V

Storage temperature -65°C to +150°C

Ambient temp. with power applied -65°C to +125°C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: PIN FUNCTION TABLE

Name	Function
A0-A12	Address Inputs
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
$\overline{\text{PGM}}$	Program Enable
V _{PP}	Programming Voltage
O0 - O7	Data Output
V _{CC}	+5V Power Supply
V _{SS}	Ground
NC	No Connection; No Internal Connections
NU	Not Used; No External Connection Is Allowed

TABLE 1-2: READ OPERATION DC CHARACTERISTICS

V _{CC} = +5V (±10%) Commercial: Tamb = 0°C to +70°C Industrial: Tamb = -40°C to +85°C							
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.5	V _{CC} +1 0.8	V V	
Input Leakage	all	—	I _{LI}	-10	10	μA	V _{IN} = 0 to V _{CC}
Output Voltages	all	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = -400 μA I _{OL} = 2.1 mA
Output Leakage	all	—	I _{LO}	-10	10	μA	V _{OUT} = 0V to V _{CC}
Input Capacitance	all	—	C _{IN}	—	6	pF	V _{IN} = 0V; Tamb = 25°C; f = 1 MHz
Output Capacitance	all	—	C _{OUT}	—	12	pF	V _{OUT} = 0V; Tamb = 25°C; f = 1 MHz
Power Supply Current, Active	C I	TTL input TTL input	I _{CC1} I _{CC2}	— —	20 25	mA mA	V _{CC} = 5.5V; V _{PP} = V _{CC} ; f = 1 MHz; $\overline{\text{OE}}$ = $\overline{\text{CE}}$ = V _{IL} ; I _{OUT} = 0 mA; V _{IL} = -0.1 to 0.8V; V _{IH} = 2.0 to V _{CC} ; Note 1
Power Supply Current, Standby	C I all	TTL input TTL input CMOS input	I _{CC} (s) — —	— — —	2 3 100	mA mA μA	$\overline{\text{CE}}$ = V _{CC} ± 0.2V
I _{PP} Read Current V _{PP} Read Voltage	all all	Read Mode Read Mode	I _{PP} V _{PP}	V _{CC} -0.7	100 V _{CC}	μA V	V _{PP} = 5.5V

* Parts: C=Commercial Temperature Range; I=Industrial Temperature Range.

Note 1: Typical active current increases .5 mA per MHz up to operating frequency for all temperature ranges.

TABLE 1-3: READ OPERATION AC CHARACTERISTICS

		AC Testing Waveform:		$V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$ $V_{OL} = 0.8V$									
		Output Load:		1 TTL Load + 100 pF									
		Input Rise and Fall Times:		10 ns									
		Ambient Temperature:		Commercial:				$T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$					
				Industrial:				$T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$					
Parameter	Sym	27C64-12		27C64-15		27C64-17		27C64-20		27C64-25		Units	Conditions
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Address to Output Delay	t_{ACC}	—	120	—	150	—	170	—	200	—	250	ns	$\overline{CE} = \overline{OE} = V_{IL}$
$\overline{CE}$ to Output Delay	t_{CE}	—	120	—	150	—	170	—	200	—	250	ns	$\overline{OE} = V_{IL}$
$\overline{OE}$ to Output Delay	t_{OE}	—	65	—	70	—	70	—	75	—	100	ns	$\overline{CE} = V_{IL}$
$\overline{CE}$ or $\overline{OE}$ to O/P High Impedance	t_{OFF}	0	50	0	50	0	50	0	55	0	60	ns	
Output Hold from Address $\overline{CE}$ or $\overline{OE}$, whichever occurs first	t_{OH}	0	—	0	—	0	—	0	—	0	—	ns	

FIGURE 1-1: READ WAVEFORMS




TABLE 1-4: PROGRAMMING DC CHARACTERISTICS

Ambient Temperature: Tamb = 25°C ± 5°C VCC = 6.5V ± 0.25V, VPP = VH = 13.0V ± 0.25V						
Parameter	Status	Symbol	Min	Max.	Units	Conditions
Input Voltages	Logic"1" Logic"0"	V _{IH} V _{IL}	2.0 -0.1	V _{CC} +1 0.8	V V	
Input Leakage	—	I _{LI}	-10	10	μA	V _{IN} = 0V to V _{CC}
Output Voltages	Logic"1" Logic"0"	V _{OH} V _{OL}	2.4 —	— 0.45	V V	I _{OH} = -400 μA I _{OL} = 2.1 mA
VCC Current, program & verify	—	I _{CC2}	—	20	mA	Note 1
VPP Current, program	—	I _{PP2}	—	25	mA	Note 1
A9 Product Identification	—	V _H	11.5	12.5	V	

Note 1: VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP.

TABLE 1-5: PROGRAMMING AC CHARACTERISTICS

for Program, Program Verify and Program Inhibit Modes	AC Testing Waveform: $V_{IH}=2.4V$ and $V_{IL}=0.45V$; $V_{OH}=2.0V$; $V_{OL}=0.8V$ Ambient Temperature: $T_{amb}=25^{\circ}C \pm 5^{\circ}C$ $V_{CC}= 6.5V \pm 0.25V$, $V_{PP} = V_H = 13.0V \pm 0.25V$				
Parameter	Symbol	Min	Max	Units	Remarks
Address Set-Up Time	tAS	2	—	μs	
Data Set-Up Time	tDS	2	—	μs	
Data Hold Time	tDH	2	—	μs	
Address Hold Time	tAH	0	—	μs	
Float Delay (2)	tDF	0	130	ns	
VCC Set-Up Time	tVCS	2	—	μs	
Program Pulse Width (1)	tPW	95	105	μs	100 μs typical
$\overline{CE}$ Set-Up Time	tCES	2	—	μs	
$\overline{OE}$ Set-Up Time	tOES	2	—	μs	
VPP Set-Up Time	tVPS	2	—	μs	
Data Valid from $\overline{OE}$	tOE	—	100	ns	

Note 1: For express algorithm, initial programming width tolerance is 100 μs ±5%.

2: This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

FIGURE 1-2: PROGRAMMING WAVEFORMS (1)




TABLE 1-6: MODES

Operation Mode	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{PGM}}$	V _{PP}	A9	O0 - O7
Read	V _L	V _L	V _H	V _{CC}	X	DOUT
Program	V _L	V _H	V _L	V _H	X	DIN
Program Verify	V _L	V _L	V _H	V _H	X	DOUT
Program Inhibit	V _H	X	X	V _H	X	High Z
Standby	V _H	X	X	V _{CC}	X	High Z
Output Disable	V _L	V _H	V _H	V _{CC}	X	High Z
Identity	V _L	V _L	V _H	V _{CC}	V _H	Identity Code

X = Don't Care

1.2 Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- the $\overline{\text{CE}}$ pin is low to power up (enable) the chip
- the $\overline{\text{OE}}$ pin is low to gate the data to the output pins

For Read operations, if the addresses are stable, the address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is transferred to the output after a delay from the falling edge of $\overline{\text{OE}}$ (t_{OE}).

1.3 Standby Mode

The standby mode is defined when the $\overline{CE}$ pin is high (V_{IH}) and a program mode is not defined.

When these conditions are met, the supply current will drop from 20 mA to 100 μ A.

1.4 Output Enable

This feature eliminates bus contention in microprocessor-based systems in which multiple devices may drive the bus. The outputs go into a high impedance state when the following condition is true:

- The $\overline{OE}$ and $\overline{PGM}$ pins are both high.

1.5 Erase Mode (U.V. Windowed Versions)

Windowed products offer the capability to erase the memory array. The memory matrix is erased to the all 1's state when exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 μ W/cm² for approximately 20 minutes.

1.6 Programming Mode

The Express Algorithm has been developed to improve the programming throughput times in a production environment. Up to ten 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1-3.

Programming takes place when:

- a) V_{CC} is brought to the proper voltage,
- b) V_{PP} is brought to the proper V_H level,
- c) the $\overline{CE}$ pin is low,
- d) the $\overline{OE}$ pin is high, and
- e) the $\overline{PGM}$ pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A12 and the data to be programmed is presented to pins O0-O7. When data and address are stable, $\overline{OE}$ is high, $\overline{CE}$ is low and a low-going pulse on the $\overline{PGM}$ line programs that location.

1.7 Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) V_{CC} is at the proper level,
- b) V_{PP} is at the proper V_H level,
- c) the $\overline{CE}$ line is low,
- d) the $\overline{PGM}$ line is high, and
- e) the $\overline{OE}$ line is low.

1.8 Inhibit

When programming multiple devices in parallel with different data, only $\overline{CE}$ or $\overline{PGM}$ need be under separate control to each device. By pulsing the $\overline{CE}$ or $\overline{PGM}$ line low on a particular device in conjunction with the $\overline{PGM}$ or $\overline{CE}$ line low, that device will be programmed; all other devices with $\overline{CE}$ or $\overline{PGM}$ held high will not be programmed with the data, although address and data will be available on their input pins (i.e., when a high level is present on $\overline{CE}$ or $\overline{PGM}$); and the device is inhibited from programming.


1.9 Identity Mode

In this mode, specific data is output which identifies the manufacturer as Microchip Technology Inc. and device type. This mode is entered when Pin A9 is taken to V_H (11.5V to 12.5V). The $\overline{CE}$ and $\overline{OE}$ lines must be at V_{IL} . A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin 	Input	Output								
Identity 	A0	0 7	0 6	0 5	0 4	0 3	0 2	0 1	0 0	H e x
Manufacturer	V _{IL}	0	0	1	0	1	0	0	1	29
Device Type*	V _{IH}	0	0	0	0	0	0	1	0	02

* Code subject to change

FIGURE 1-3: PROGRAMMING EXPRESS ALGORITHM



27C64 Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

27C64	-	25	I	/P	
					Package:
					L = Plastic Leaded Chip Carrier
					P = Plastic DIP (600 Mil)
					SO = Plastic SOIC (300 Mil)
					Temperature Range:
					Blank = 0°C to +70°C
					I = -40°C to +85°C
					Access Time:
					12 = 120 ns
					15 = 150 ns
					17 = 170 ns
					20 = 200 ns
					25 = 250 ns
					Device:
					27C64 64K (8K x 8) CMOS EPROM

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELoQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rLAB, rPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949:2002 ==

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.