TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC9434AFN


$\Sigma\text{-}\Delta$ modulation da converter with Built-in 8-times oversampling digital filter/digital bass boost/analog filter

The TC9434AFN is second-order Σ - Δ modulation system 1-bit DA converters incorporating an 8-times oversampling digital filter, an analog filter and digital bass boost function developed for digital audio equipment.

Because the IC includes an analog filter, it can output a direct analog waveform, thus reducing the size and cost of the DA converter.



- Built-in 8-times oversampling digital filter.
- Low-voltage operations (2.7V) possible.
- Built-in digital de-emphasis filter.
- In serial control mode, output amplitude can be set in 128 steps of resolution using microcontroller commands.
- In parallel control mode, soft mute can be set for the output signal in 64 steps in 20ms.
- Built-in LR common digital zero detection output circuit.
- DAC converter oversampling ratio (OSR): 192fs.
- Two types of built-in digital bass boost function.
- Sampling frequency: 44.1kHz.
- Built-in third-order analog filter.
- The digital filter and DA converter characteristics are shown on the next page.



Weight: 0.14g (Typ.)

DIGITAL FILTER


	DIGITAL FILTER	PASSBAND RIPPLE	TRANSIENT BANDWIDTH	ATTENUATION
Standard Operation	8fs	± 0.11dB	20k~24.1kHz	– 26dB or less


DA CONVERTER $(V_{DD} = 5.0V)$

	OSR	NOISE DISTORTION	S/N RATIO
Standard Operation	192fs	– 85dB (Typ.)	96dB (Typ.)

PIN CONNECTION

BLOCK DIAGRAM





PIN FUNCTION


PIN No.	SYMBOL	1/0	FUNCTION	REMARKS
1	V_{DD}	_	Digital block power supply pin.	
2	T1	ı	Test pin. Always set at to "Low".	
3	P/S	ı	Parallel/serial mode select pin.	
4	V_{DA}	_	Analog power supply pin.	
5	RO	0	Right channel analog signal output pin.	
6	GNDA	_	Analog GND pin.	
7	VR	_	Reference voltage pin.	
8	GNDA	_	Analog GND pin.	
9	LO	0	Left channel analog signal output pin.	
10	V_{DA}	_	Analog power supply pin.	
11	ZD	0	Zero data detection output pin common to left and right channels.	
12	GNDD	_	Digital GND pin	
13	MCK	0	System clock output pin.	
14	GNDX	_	Crystal oscillator GND pin.	
15	XI	I	Crystal oscillator connecting pins.	
16	хо	0	Generate the clock required by the system.	
17	V _{DX}	_	Crystal oscillator power supply pin.	
18	LATCH	ı	In serial mode, data latch signal input pin.	Schmidt
10	(SM)	'	In parallel mode, soft mute control pin.	input
19	SHIFT	ı	In serial mode, shift clock input pin.	Schmidt
13	(EMP)	'	In parallel mode, de-emphasis filter control pin.	input
20	ATT	l ı	In serial mode, data input pin.	Schmidt
	(LB1)	'	In parallel mode, dynamic bass boost mode control pin 1.	input
21	F1DET	1/0	In serial mode, FLAT1 mode detection output pin	
	(LB2)		In parallel mode, dynamic bass boost mode control pin 2.	
22	DATA	ı	Data input pin.	
23	ВСК	ı	Bit clock input pin.	
24	LRCK	I	LR clock input pin.	

DESCRIPTION OF BLOCK OPERATIONS

1. Crystal oscillator circuit and timing generator

The clock required for internal operations is generated by connecting a crystal and condensers as shown in the diagram below.

The IC will also operate when a system clock is input from an external source through the XI pin (pin 15). However, in this situation, due consideration must be given to the fact that waveform characteristics, such as jitter and rising/falling characteristics of the system clock, significantly affect the DA converter's noise distortion and the S/N ratio.



Use a crystal with a low CI value and favorable start-up characteristics.

Fig.1 Crystal oscillator circuit configuration

The timing generator generates the clocks and calculation process timing signals required for such functions as digital filtering and de-emphasis filtering.

2. Data input circuit

DATA and the LRCK are loaded to the LSI internal shift registers on the BCK signal rising edge. It is consequently necessary for the DATA and LRCK signals to be synchronized and input on the BCK signal falling edge as indicated in the timing example below. Also, as DATA has been designed so that the 16 bits before the change point of LRCK are regarded as valid data, the data must be input afterwards when the BCK is 48fs or 64fs, etc.



Fig.2a Input timing chart

When the BCK is 48fs or 64fs, the data is to be input afterwards as shown in the diagram below.




Fig.2b Example of Input timing chart

3. Digital filter

The 8-times oversampling IIR digital filter eliminates the noise returned from outside the bandwidth during standard operations.

Table-1. Basic characteristics of digital filter

SET MODE	PASSBAND RIPPLE	TRANSIENT BANDWIDTH	ATTENUATION
Standard Operations	±0.011dB	20.0k~24.1kHz	– 26dB or less

The characteristics of the digital filter frequencies are shown below.




Fig.3 Digital filter frequency characteristics

TOSHIBA TC9434AFN

4. De-emphasis filter


ON/OFF is controlled in the parallel mode ($P/\overline{S} = "H"$) with the SHIFT (EMP) pin (pin 19). This is set in the serial mode ($P/\overline{S} = "L"$) with a microcontroller or other equipment. (Refer to 11-2 Microcontroller setting mode for further details on serial mode settings.)

Table-2. De-emphasis filter settings (when in the parallel mode)

SHIFT (EMP) PIN	Н	L
De-emphasis filter	ON	OFF


The digitalization of the de-emphasis filter eliminates the need for such external components as resistors, condensers and analog switches. In addition to this, the coefficients are aligned to reduce error in the de-emphasis filter characteristics.

The filter structure and characteristics are shown below.



Transfer function : H (Z) = $\frac{(b_0 + b_1 Z^{-1})}{(1 - a_1 Z^{-1})}$

Fig.4 IIR digital de-emphasis filter



 $T_1 = 50\mu s$, $T_2 = 15\mu s$


Fig.5 Filter characteristics

5. Digital bass boost circuit

It is possible to select between two types of bass boost with the following pin settings.

Table-3. Bus boost mode setting

LB1 (20 pin)	LB2 (21 pin)	Mode	
L	L	Flat 2	
L	Н	Bass boost 1	
Н	L Bass boost 2		
Н	Н	Flat 1	




Note: Bass boost 2 matches with flat 2 when 1kHz or more Fig.6 Bass boost characteristics

6. DA conversion circuit

The IC incorporates a second-order Σ - Δ modulation DA converter for two channels (simultaneous output type).

The internal structure of this is shown in fig.7.



Second-order Σ - Δ converter: $Y(Z) = X(Z) + (1 - Z^{-1})^2Q(Z)$

Fig.7 Σ - Δ modulation DA converter structure

The Σ - Δ modulation clock has been designed to operate at 192fs.

The noise shaping characteristics are shown in fig.8.




Fig.8 Noise shaping characteristics

7. Data output circuit

The output circuit is equipped with a third-order analog low-pass filter.

This enables direct analog signals to be acquired from the IC's RO (pin 5) and LO (pin 9) output pins.




Fig.9 Analog filter circuit

8. Soft mute circuit

The IC is equipped with a soft mute function, and this enables a soft mute to be set for the DA converter output by switching the SM pin from the "L" level to the "H" level when in the parallel mode ($P/\overline{S} = "H"$). The soft mute's ON/OFF function and the DA converter output are shown in fig.10.

The Soft mute ON/OFF control function is disabled during level transition.




Fig.10 Changes in the soft mute DA converter output level

9. Zero data detection output circuit

The IC is equipped with a zero data detection output circuit, and pin ① is switched from "L" to "H" when data for both the left channel and the right channel becomes zero data for approximately 350ms or longer.

This is fixed at "L" when the data for the left channel and right channel is not zero data.

10.FLAT1 mode detection output circuit

The IC is equipped with a FLAT1 mode detection function. The F1DET pin is switched from "H" to "L" when the FLAT1 mode is detected when in the serial mode $(P/\overline{S} = L)$.

This pin will remain at "H" when in any bus boost mode other than FLAT1.

11. Description of internal control signals

The P/ \overline{S} pin can be used to switch between the parallel control mode (P/ \overline{S} pin = "High" in DC setting mode) and the serial mode (P/ \overline{S} pin = "Low" with the microcontroller setting mode). The control settings are described below.

11-1 Parallel mode ($P/\overline{S} = "H" : DC setting mode$)

Pins 18, 19, 20 and 21 are used as the mode setting pins shown in the table below when in the parallel mode.

PIN No.	PIN NAME	PIN DESCRIPTION	
18	SM	Soft mute control pin	
19	EMP	De-emphasis control pin	
20	LB1	Digital bass boost mode setting pin 1	
21	LB2	Digital bass boost mode setting pin 2	

Table-4. Pin names at the parallel mode

11-2 Serial mode ($P/\overline{S} = "L"$: Microcontroller setting mode)

It is possible to make the various settings with a microcontroller when in the serial mode. Pins 18, 19, 20 and 21 are used as the command input pins shown in the table below when in the serial mode.

PIN No.	PIN NAME	PIN DESCRIPTION	
18	LATCH	Data latch signal input pin	
19	SHIFT	Shift clock signal input pin	
20	ATT	Data input pin	
21	F1DET	FLAT1 mode detection output pin	

Table-5. Pin names at the serial mode

The LATCH signals and ATT signals are loaded to the LSI internal shift registers on the SHIFT signal rising edge. It is consequently necessary for the data input from the ATT pin on the shift signal rising edge to be valid as indicated in the timing example in fig.11. It is also necessary for the LATCH pulse to rise at least $1.5\mu s$ after the final clock rising edge input from the SHIFT pin. Operating the shift clock with LATCH low destabilizes the internal state, which may lead to malfunctions, so it must therefore be set to the low level after loading D7 to the register.




Fig.11 Example of Data setting timing in the serial mode

The various control settings when in the control mode are shown in the table below. Ensure that all control bits are set when the power supply is turned on.

Table-6. Serial mode control settings

SERIAL INPUT DATA	CONTROL SIGNALS	
SERIAL INFUT DATA	MODE 1	MODE 2
D7	0	1
D6	AT6	
D5	AT5	μ EMP
D4	AT4	μ LB1
D3	AT3	μ LB2
D2	AT2	MONO
D1	AT1	CHS
D0	AT0	_

AT0 \sim 6 : Attenuation level setting μ EMP : De-emphasis ON/OFF switch μ LB1 : Digital bass boost mode setting 1 μ LB2 : Digital bass boost mode setting 2

MONO : Stereo / monaural setting CHS : Output channel setting

11-2-1 Serial setting mode 1

Serial setting mode 1 is enabled when D7 = "L".

① Digital attenuator

The digital attenuation command is enabled when D7 = "L". The attenuation data can be set in 128 different ways. The relationship with the command's output is shown below.

Table-7. Attenuation data/audio data output

ATTENUATION DATA D6~D0	AUDIO OUTPUT
7F (HEX)	– 0.000dB
7E (HEX)	– 0.069dB
:	:
01 (HEX)	– 42.076dB
00 (HEX)	_ ∞

01 (HEX) to 7E (HEX): The attenuation value is obtained with the following equation.

ATT = 20ℓ og (input data / 127) dB

Example : When the attenuation data is 7A

ATT = 20log (122 / 127) dB = -0.349dB

11-2-2 Serial setting mode 2

Serial setting mode 2 is enabled when D7 = "H".

① Digital de-emphasis filter Controlled with the μ EMP and the μ BS signals.

Table-8. Digital de-emphasis filter setting

rable of Digital de emphasis inter setting			
μ EMP	Н	L	
De-emphasis filter	ON	OFF	

② Digital bass boost mode settings Controlled with μ LB1 and μ LB2.

Table-9. Digital bass boost mode settings

μ LB1	Н	L	Н	L
μ LB2	Н	Н	L	L
Mode	Flat 1	Bass boost 1	Bass boost 2	Flat 2

When FLAT1 is selected in the serial mode, pin 21 will become the "L" level.

③ Stereo/monaural output channel settings Set with MONO and CHS.

Table-10. Stereo, monaural and channel select settings

MONO	L	Н	Н	
CHS	(*)	L	Η	
L, R-ch output	Stereo output	L-ch monaural output	R-ch output	

(*) "H" or "L"

Note: The F1DET (LB2) pin (pin 21) will become the output pin in the serial mode and the input pin in the parallel mode.

MAXIMUM RATINGS (Ta = 25° C)

CHARACTERISTIC	SYMBOL	RATING	UNIT	
	V_{DD}	-0.3~6.0	V	
Power Supply Voltage	V_{DA}	-0.3~6.0		
	V_{DX}	-0.3~6.0		
Input Voltage	V _{in}	-0.3~V _{DD} +0.3	V	
Power Dissipation	PD	200	mW	
Operating Temperature	Topr	- 35~85	°C	
Storage Temperature	T _{stg}	- 55∼150	°C	


ELECTRICAL CHARACTERISTICS (Unless otherwise specified $Ta = 25^{\circ}C$, $V_{DD} = V_{DX} = V_{DA} = 5.0V$) DC CHARACTERISTICS

CHARAC	TERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Operating Power Supply Voltage (1)		V_{DD}			4.5	5.0	5.5	
		V _{DX}	_	Ta = −35~85°C	4.5	5.0	5.5	V
		V_{DA}			4.5	5.0	5.5	
Operating Power Supply Voltage (2)		V_{DD}			2.7	3.0	5.5	
		V _{DX}	 	–	2.7	3.0	5.5	V
		V _{DA}			2.7	3.0	5.5	
Current Cons	umption	I _{DD}	_	XI = 16.9MHz	_	12	20	mΑ
Input	"H" Level	v_{IH}			$V_{DD} \times 0.7$	l	V_{DD}	٧
Voltage	"L" Level	V _{IL}			0	-	$V_{DD} \times 0.3$	٧
Input	"H" Level	ΊΗ			- 10		10	μΑ
Current	"L" Level	IJĽ			- 10		'0	μ A

AC CHARACTERISTICS (Oversampling Ratio = 192fs)

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST	MIN	TYP.	MAX	UNIT
Noise Distortion 1	THD + N1	1	1kHz sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 5.0V$	-	- 85	- 80	dB
Noise Distortion 2	THD + N2	1	1kHz sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 3.0V$	_	- 85	- 78	dB
S/N Ratio	S/N	1		88	96	_	dB
Dynamic Range	DR	1	1kHz sine wave, – 60dB input conversion	90	95	_	dB
Crosstalk	СТ	1	1kHz sine wave, full-scale input	_	- 95	- 90	dB
Analog Output Level 1	Aout 1	1	1kHz sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 5.0V$	_	1150	_	mV _{rms}
Analog Output Level 2	Aout 2	1	1kHz sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 3.0V$		700		mV _{rms}
Operating Frequency	f _{opr}		$V_{DD} = V_{DA} = V_{DX} \ge 4.5V$	16.1	16.9344	17.8	MHz
Input Frequency	f _{LR}		LRCK duty cycle = 50%	41.9	44.1	46.3	kHz
	f _{BCK}	_	BCK duty cycle = 50%	1.34	2.1168	2.96	MHz
Rise Time	t _r		LRCK, BCK pins (10%~90%)	_	_	15	
Fall Time	t _f			_		15	ns
Delay Time	^t d		BCK \neg _edge \rightarrow LRCK, DATA		_	40	ns

• TEST CIRCUIT 1: With the use of a sample application circuit



SG : Anritsu : MG-22A or equivalent


LPF : Shibasoku : Built-in 725C distortion factor gauge filter

Distortion: Shibasoku: 725C or equivalent


PARAMETER MEASURED	DISTORTION FACTOR GAUGE FILTER SETTING A WEIGHT
THD + N, CT	OFF
S/N, DR	ON

A weight: IEC-A or equivalent

• AC CHARACTERISTICS STIPULATED POINT (INPUT SIGNAL STIPULATION: LRCK, BCK, DATA)



APPLICATION CIRCUIT EXAMPLE



PACKAGE DIMENSIONS SSOP24-P-300-0.65A Unit : mm 24 13 20 49 95 0.325TYP 0.325TYP 0.45±0.2 0.45±0.2

Weight: 0.14g (Typ.)

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.