

**SANYO**

No. 4326

**LC3664BL, BML-70/85/10/12****64 K (8192 words x 8 bits) SRAM**

## Overview

The LC3664BL, BML-70/85/10/12 are fully asynchronous silicon gate CMOS static RAMs with an 8192 words x 8 bits.

This series has  $\overline{CE}_1$  and  $\overline{CE}_2$  chip enable pins for device select/nonselect control and an  $\overline{OE}$  output enable pin for output control, and features high speed as well as low power dissipation.

For these reasons, the series is especially suited for use in systems requiring high speed, low power, and battery backup, and it is easy to expand memory capacity.

## Features

- Access time

- 70 ns (max.) : LC3664BL-70, LC3664BML-70
- 85 ns (max.) : LC3664BL-85, LC3664BML-85
- 100 ns (max.) : LC3664BL-10, LC3664BML-10
- 120 ns (max.) : LC3664BL-12, LC3664BML-12

- Low current dissipation

During standby

- 0.5  $\mu$ A (max.) /Ta = 25°C
- 1  $\mu$ A (max.) /Ta = 0 to 40°C
- 6  $\mu$ A (max.) /Ta = 0 to 70°C

During data retention

- 0.2  $\mu$ A (max.) /Ta = 25°C
- 0.5  $\mu$ A (max.) /Ta = 0 to 40°C
- 2.5  $\mu$ A (max.) /Ta = 0 to 70°C

During operation (DC)

- 10 mA (max.)

- Single 5 V power supply: 5 V  $\pm$ 10%
- Data retention power supply voltage: 2.0 to 5.5 V
- No clock required (Fully static memory)
- All input/output levels are TTL compatible
- Common input/output pins, with three output states
- Packages


DIP 28-pin plastic package (600 mil) : LC3664BL

SOP 28-pin plastic package (450 mil) : LC3664BML


## Package Dimensions

unit : mm

3012A - DIP28



3187 - SOP28D




Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.

SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringement of intellectual property rights or other rights of third parties.

Specifications and information herein are subject to change without notice.

**SANYO Electric Co., Ltd. Semiconductor Business Headquarters**

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO JAPAN

**Pin Assignment****Block Diagram**

- A<sub>0</sub> to A<sub>12</sub> : Address input
- WE : Read/write control input
- OE : Output enable input
- CE1, CE2 : Chip enable input
- I/O<sub>1</sub> to I/O<sub>4</sub> : Data input/output
- Vcc, GND : Power supply pins

**Functions**

Mode	<u>CE 1</u>	<u>CE 2</u>	<u>OE</u>	<u>WE</u>	I/O	Supply current
Read cycle	L	H	L	H	Data output	I <sub>CCA</sub>
Write cycle	L	H	X	L	Data input	I <sub>CCA</sub>
Output disable	L	H	H	H	High impedance	I <sub>CCA</sub>
Nonselect	H	X	X	X	High impedance	I <sub>CCS</sub>
	X	L	X	X	High impedance	I <sub>CCS</sub>

X : H or L

## Specifications

### Absolute Maximum Ratings at Ta=25°C

Parameter	Symbol	Condition	Rating	unit
Maximum supply voltage	Vcc max		7.0	V
Input pin voltage	Vin		-0.5* to Vcc+0.5	V
I/O pin voltage	Vio		-0.5* to Vcc+0.5	V
Allowable power dissipation	Pd max	LC3664BL	1.0	W
		LC3664BML	0.7	W
Operating temperature range	Topp		0 to 70	°C
Storage temperature range	Tstg		-55 to +150	°C

\* -3.0 V when pulse width is less than 50 ns

### DC Allowable Operating Ranges at Ta = 0 to 70°C

Parameter	Symbol	min	typ	max	unit
Power supply voltage	Vcc	4.5	5.0	5.5	V
Input "H" level voltage	ViH	2.2		Vcc+0.3	V
Input "L" level voltage	ViL	-0.3*		+0.8	V

\* -3.0 V when pulse width is less than 50 ns

### DC Electrical Characteristics at Ta = 0 to 70°C, Vcc = 5 V ±10%

Parameter	Symbol	Condition	min	typ*	max	unit
Input leakage current	II	ViN = 0 to Vcc	-0.5		+0.5	µA
I/O leakage current	IO	VCE1 = ViH or Vce2 = ViL or VOE = ViH or VWE = ViL, Vio = 0 to Vcc	-0.5		+0.5	µA
Output "H" level voltage	VOH	IOH = -1.0mA	2.4			V
Output "L" level voltage	VOI	IOI = 2.1mA			0.4	V
Operating supply current (DC)	ICCA1	VCE1 ≤ 0.2V, Vce2 ≥ Vcc-0.2V, VIN ≤ 0.2V or VIN ≥ Vcc-0.2V, Ivo = 0mA		1	5	mA
	ICCA2	VCE1 = ViL, Vce2 = ViH, Ivo = 0mA, VIN = ViH or ViL		3	10	mA
Average operating supply current	ICCA3	VCE1 = ViL, Vce2 = ViH, Ivo = 0mA, min cycle	70ns	30	50	mA
			85ns	25	50	
			100ns	23	50	
			120ns	20	50	
			0 to 70°C	0.2	6	
Standby supply current	ICCS1	{Vce2 ≤ 0.2V} or {VCE1 ≥ Vcc-0.2V, (Vce2 ≥ Vcc-0.2V or Vce2 ≤ 0.2V)}	0 to 40°C		1	µA
			25°C		0.5	
				0.4	2	

\* Reference values at Vcc = 5 V, Ta = 25°C

**Input/Output Capacitance at Ta = 25°C, f = 1 MHz**

Parameter	Symbol	Condition	min	typ	max	unit
Input/output capacitance	C <sub>IO</sub>	V <sub>IO</sub> = 0V			8	pF
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V			6	pF

Note: These parameters were obtained through sampling, and not full-lot measurement.

**AC Electrical Characteristics at Ta = 0 to 70°C, V<sub>CC</sub> = 5 V ±10%**

## AC testing conditions

Input pulse voltage level	:	0.8 V, 2.2 V
Input rise and fall time	:	5 ns
Input - output timing level	:	1.5 V
Output load	:	1 TTL gate + CL = 100 pF (85 ns/100 ns/120 ns) 1 TTL gate + CL = 30 pF (70 ns) (including scope and jig capacitance)

**Read Cycle**


Parameter	Symbol	LC3664BL-70 LC3664BML-70		LC3664BL-85 LC3664BML-85		LC3664BL-10 LC3664BML-10		LC3664BL-12 LC3664BML-12		unit
		min	max	min	max	min	max	min	max	
Read cycle time	t <sub>RC</sub>	70		85		100		120		ns
Address access time	t <sub>AA</sub>		70		85		100		120	ns
CE1 access time	t <sub>CA1</sub>		70		85		100		120	ns
CE2 access time	t <sub>CA2</sub>		70		85		100		120	ns
OE access time	t <sub>OA</sub>		35		45		50		60	ns
Output hold time	t <sub>OH</sub>	20		20		20		20		ns
CE1 output enable time	t <sub>COE1</sub>	10		10		10		10		ns
CE2 output enable time	t <sub>COE2</sub>	10		10		10		10		ns
OE output enable time	t <sub>OEE</sub>	5		5		5		5		ns
CE1 output disable time	t <sub>COO1</sub>	0	30	0	30	0	30	0	30	ns
CE2 output disable time	t <sub>COO2</sub>	0	30	0	30	0	30	0	30	ns
OE output disable time	t <sub>OEO</sub>	0	30	0	30	0	30	0	30	ns

**Write Cycle**


Parameter	Symbol	LC3664BL-70 LC3664BML-70		LC3664BL-85 LC3664BML-85		LC3664BL-10 LC3664BML-10		LC3664BL-12 LC3664BML-12		unit
		min	max	min	max	min	max	min	max	
Write cycle time	t <sub>WC</sub>	70		85		100		120		ns
Address valid to end of write	t <sub>AW</sub>	60		60		75		85		ns
Address setup time	t <sub>AS</sub>	0		0		0		0		ns
Write pulse width	t <sub>WP</sub>	50		50		60		70		ns
CE1 setup time	t <sub>CW1</sub>	60		60		75		85		ns
CE2 setup time	t <sub>CW2</sub>	60		60		75		85		ns
Write recovery time	t <sub>WR</sub>	0		0		0		0		ns
CE1 Write recovery time	t <sub>WR1</sub>	0		0		0		0		ns
CE2 Write recovery time	t <sub>WR2</sub>	0		0		0		0		ns
Data setup time	t <sub>DS</sub>	30		30		35		40		ns
Data hold time	t <sub>DH</sub>	0		0		0		0		ns
CE1 Data hold time	t <sub>DH1</sub>	0		0		0		0		ns
CE2 Data hold time	t <sub>DH2</sub>	0		0		0		0		ns
WE output enable time	t <sub>WOE</sub>	10		10		10		10		ns
WE output disable time	t <sub>WOD</sub>	0	25	0	25	0	25	0	25	ns

**Timing Charts**


- Read Cycle (1):  $\overline{CE1} = \overline{OE} = VIL$ ,  $CE2 = VIH$ ,  $\overline{WE} = VIH$




- Read Cycle (2):  $\overline{WE} = VIH$




- Write Cycle (1):  $\overline{WE}$  Control Note (6)



- Write Cycle (2):  $\overline{CE1}$  Control Note (6)



- Write Cycle (3):  $CE2$  Control Note (6)




- Notes (1)  $t_{CD1}$ ,  $t_{CD2}$ ,  $t_{OD}$ , and  $t_{WD}$  are defined as the time at which the outputs becomes the high impedance state and are not referred to output voltage levels.
- (2) An external antiphase signal must not be applied when DOUT is in the output state.
- (3)  $t_{WP}$  is the time interval that  $\overline{CE1}$  and  $\overline{WE}$  are low-level and  $CE2$  is high-level, and is defined as the interval from the falling of  $WE$  to the rising of  $CE1$  or  $\overline{WE}$ , or the falling of  $CE2$ , whichever is earlier.
- (4)  $t_{CW1}$  and  $t_{CW2}$  are the time interval that  $\overline{CE1}$  and  $\overline{WE}$  are low-level and  $CE2$  is high-level, and is defined as the time from the falling of  $CE1$  or the rising of  $CE2$  to the rising of  $CE1$  or  $\overline{WE}$ , or the falling of  $CE2$ , whichever is earlier.
- (5) DOUT goes to the high-impedance state when either  $\overline{OE}$  is high-level,  $\overline{CE1}$  is high-level,  $CE2$  is low-level, or  $WE$  is low-level.
- (6) When  $\overline{OE}$  is high-level during the write cycle, DOUT goes to the high-impedance state.

### Data Retention Characteristics at $T_a = 0$ to $70^\circ\text{C}$

Parameter	Symbol	Condition	min	typ	max	unit
Data retention supply voltage	$V_{DR1}$	$V_{CE1} \geq V_{CC} - 0.2\text{V}$ , $V_{CE2} \geq V_{CC} - 0.2\text{V}$ or $V_{CE2} \leq 0.2\text{V}$	2.0		5.5	V
	$V_{DR2}$	$V_{CE2} \leq 0.2\text{V}$	2.0		5.5	V
Data retention supply current	$I_{CCDR1}$	$V_{CC} = 3.0\text{V}$	0 to $70^\circ\text{C}$		2.5	$\mu\text{A}$
		$V_{CE1} \geq V_{CC} - 0.2\text{V}$ ,	0 to $40^\circ\text{C}$		0.5	
		$V_{CE2} \geq V_{CC} - 0.2\text{V}$ or $V_{CE2} \leq 0.2\text{V}$	25°C		0.2	
	$I_{CCDR2}$	$V_{CC} = 3.0\text{V}$ , $V_{CE2} \leq 0.2\text{V}$	0 to $70^\circ\text{C}$		2.5	$\mu\text{A}$
			0 to $40^\circ\text{C}$		0.5	
			25°C		0.2	
Chip enable setup time	$t_{CDR}$		0			ns
Chip enable hold time	$t_R$			$t_{RC}^*$		ns

\*  $t_{RC}$  = Read Cycle time

### Data Retention Waveform (1) ( $\overline{CE1}$ control)



### Data Retention Waveform (2) ( $\overline{CE2}$ control)

