

KS88C3208/3216 8-Bit CMOS Microcontroller

Product Specification

OVERVIEW

The KS88C3208/3216 single-chip 8-bit microcontroller is fabricated using a highly advanced CMOS process. The KS88C3208/3216 is using a modular design approach and the following peripherals are intergrated with the SAM8 core to make the KS88C3208/3216 microcontroller suitable for being used in color television and other types of screen display applications.

FEATURES

CPU

SAM8 CPU core

Memory

- 16-Kbyte internal program memory
- 272-byte general-purpose register area

Instruction Set

- 79 instructions
- IDLE and STOP instructions added for power-down modes

Instruction Execution Time

 750 ns (minimum) with an 8-MHz CPU clock

Interrupts

- 12 interrupt sources with 12 vectors
- · Seven interrupt levels
- Fast interrupt processing for select levels

General I/O

- Four I/O ports (30 pins total)
- 15 bit-programmable pins for general I/O
- Ten open-drain pins for up to 10-volt loads
- Five open-drain pins for up to 5-volt loads

8-Bit Basic Timer

 Three selectable internal clock frequencies Watchdog or oscillation stabilization function

Timer/Counters

One 8-bit timer/counter (T0) with three internal c locks or an external clock, and three operating modes; includes capture input module

 Two general-purpose 8-bit timer/counters with interval timer and PWM modes (timers A and B)

I²C-Bus Interface Controller

- Single master bus controller
- Two pairs of bus interface pins

A/D Converter

- Four analog input pins; 4-bit resolution
- 7.68-µs conversion time (8-MHz CPU clock)

Pulse Width Modulation Module

- 14-bit PWM with 2-channel output (one open-drain and one push-pull)
- 8-bit PWM with 4-channel, open-drain output
- PWM counter and data capture input pin
- Frequency: 5.859 kHz to 23.437kHz with a 6 -MHz CPU clock

On-Screen Display (OSD)

- Video RAM: 240 × 11 bits
- Character generator ROM: 128 × 18 × 12 bits (128 display characters: fixed: 2, variable: 126)
- 240 display positions (10 rows × 24 columns)
- 12-dot × 18-dot character resolution
- 16 different character sizes
- Eight character colors
- Eight colors for character and frame background
- Halftone control signal output; selectable for individual characters
- Vertical direction fade-in/fadeout control
- Fringe function
- Synchronous polarity selector for H-sync and V-sync input

Oscillator Frequency

- 5-MHz to 8-MHz external crystal oscillator
- Maximum 8-MHz CPU clock

Operating Temperature Range

• -25°C to $+85^{\circ}\text{C}$

Operating Voltage Range

4.5 V to 5.5 V

Package Type

42-pin SDIP

4-1 June 1996

BLOCK DIAGRAM




Figure 1. KS88C3208/3216 Block Diagram



PIN ASSIGNMENTS




Figure 2 KS88C3208/3216 Pin Assignment Diagram



4-3 June 1996

Table 1. KS88C3208/3216 Pin Descriptions

Pin	Pin	Pin December	Circuit	Pin Numbers	Share
Name P0.0-P0.3	Type I/O	Description General I/O port (4-bit), configurable for digital input or n-channel, open-drain output. P0.0–P0.3 can withstand up to 5-volt loads. Multiplexed for alternative use as A/D converter inputs ADC0–ADC3	Type 6	9–12	ADC0- ADC3
P0.4–P0.7		General I/O port (4-bit), configurable for digital input or n-channel, open-drain output. P0.4–P0.7 can withstand up to 10-volt loads. Multiplexed for alternative use as external interrupt inputs INT0–INT3.	7	14–17	INT0-INT3
P1.0–P1.7	I/O	General I/O port (8-bit). Input or output mode is software configurable. Pull-up resistors can be assigned to individual pins. Four alternative functions are supported: P1.3: OSDHT (Halftone signal output) P1.4: H-sync (H-sync input for OSD) P1.5: V-sync (V-sync input for OSD) P1.7: CAPA (capture A input)	3	18–21, 26, 27, 35, 36	(See pin description)
P2.0-P2.6	I/O	General I/O port (7-bit). Input/output mode or n-channel, open-drain output mode is software configurable. Pins can withstand up to 5-volt loads. Pull-up resistors are assignable to individual pins. Each pin has an alternative function: P2.0: T0 (timer 0 input and output) P2.1: T0CK (timer 0 clock input) P2.2: SCL0 (I ² C-bus clock output 0) P2.3: SDA0 (I ² C-bus data I/O 0) P2.4: SCL1 (I ² C-bus clock output 1) P2.5: SDA1 (I ² C-bus data I/O 1) P2.6: PWM0 (14-bit PWM0 output)	2	37–42, 1	(See pin description)
P2.7	I/O	Same as P2.0–P2.6, except with circuit 6, which can withstand up to 10-volt loads. P2.7 is used alternatively as the PWM1 output for the 14-bit PWM module.	5	2	PWM1
P3.0-P3.5	I/O	General I/O port (6 bits), configurable for digital input or n-channel, open-drain output. Pins can withstand up to 10-volt loads. P3.0–P3.3 alternate as outputs for the 8-bit PWM circuits; P3.4 and P3.5 alternate as output pins for timers A and B.	5	3–8	PWM2- PWM5, TA, TB
PWM0	0	Output pin for 14-bit PWM0 circuit	2	1	P2.6
PWM1	0	Output pin for 14-bit PWM1 circuit	5	2	P2.7
PWM2- PWM5	0	Output pins for 8-bit PWM circuits	5	3–6	P3.0-P3.3
TA, TB	I/O	Output pins for 8-bit timer A and timer B	5	7, 8	P3.4, P3.5



Pin Name	Pin Type	Pin Description	Circuit Type	Pin Numbers	Share Pins
ADC0-ADC3	I	Analog inputs for 4-bit A/D converter	6	9–12	P0.0-P0.3
INT0-INT3	I	External interrupt input pins	7	14–17	P0.4-P0.7
OSDHT	0	Halftone control signal output for OSD	3	21	P1.3
Vblue Vgreen Vred Vblank	0	Digital blue, green, red, and video blank signal outputs for OSD	4	22–25	1
H-sync	I	H-sync input for OSD	3	26	P1.4
V-sync		V-sync input for OSD		27	P1.5
OSC _{IN} , OSC _{OUT}	I, O	L-C oscillator pins for OSD clock frequency generation	_	28, 29	_
TEST	_	OSD Block GND PIN	_	30	_
X _{IN} , X _{OUT}	I, O	System clock pins	_	31,32	_
RESET	I	System reset input pin,Factory test mode is activated when 12V is applied.	1	33	_
V _{DD} , V _{SS}	_	Power supply pins	_	34, 13	_
CAPA	I	Input for capture A module	3	36	P1.7
Т0	I/O	Timer 0 input and output	2	37	P2.0
T0CK	I	Timer 0 clock input	2	38	P2.1
SCL0	0	I ² C-bus clock output pin 0	2	39	P2.2
SDA0	I/O	I ² C-bus data I/O pin 0	2	40	P2.3
SCL1	0	I ² C-bus clock output pin 1	2	41	P2.4
SDA1	I/O	I ² C-bus data I/O pin 1	2	42	P2.5

Table 1 KS88C3208/3216 Pin Descriptions (Continued)

PIN CIRCUITS




Figure 3. Pin Circuit Type 1 (RESET)



4-5 June 1996




Figure 4. Pin Circuit Type 2 (P2.0–P2.6, PWM0, T0, T0CK, SCL0, SDA0, SCL1, SDA1)




Figure 5 Pin Circuit Type 3 (P1.0–P1.7, OSDHT, H-sync, V-sync, CAPA)






Figure 6. Pin Circuit Type 4 (Vblue, Vgreen, Vred, Vblank)




Figure 8 Pin Circuit Type 6 (P0.0–P0.3)




Figure 7. Pin Circuit Type 5 (P2.7, P3.0–P3.5, PWM1, PWM2–PWM5, TA, TB)




Figure 9. Pin Circuit Type 7 (P0.4–P0.7, INT0–INT3)



4-7 June 1996

ADDRESS SPACES

OVERVIEW

The KS88C3208/3216 microcontroller supports two types of address space:

- Internal program memory (ROM)
- Internal register file

A 16-bit address bus and an 8-bit data bus supports program memory and data memory operations. A separate 8-bit address bus and the 8-bit data bus carryaddresses and data between the CPU and the register file.

The KS88C3208 has a 8-Kbyte and KS88C3216 has a 16-Kbyte mask-programmable ROM. An external memory interface is not implemented.

There are 272 general-purpose data registers in the internal register file. These registers can serve as either a source or destination address, or as accumulators for data memory operations.

Sixteen 8-bit registers are used for CPU and system control. For peripheral functions, there are 29 control registers, 13 data registers. In addition, there is a 240-byte area for on-screen display (OSD) video RAM.

PROGRAM MEMORY (ROM)

Program memory (ROM) stores program code or table data.




Figure 10. KS88C3208/3216 Program Memory Map

Instructions can be fetched, or data read, from the ROM. The KS88C3208 has a 8-Kbyte mask-programmable program memory (0H-1FFFH). KS88C3216 has a 16-Kbyte mask-programmable program memory (0H–3FFFH). The reset address in the ROM is 0100H.

The KS88 interrupt structure can support up to 127 vectors. (The KS88C3208/3216 uses eight

vectors.) The first 256 bytes of the ROM (0H–FFH) are reserved for the maximum number of vector addresses. You can allocate unused locations as normal program memory. Be careful, however, to avoid overwriting vector addresses stored in this area.



REGISTER ARCHITECTURE

Internal Register File

The upper 64-byte area of the internal register file is logically extended to create the *set 1* and *set 2* address spaces.

The upper 32-byte area of set 1 is further divided into two register banks, called *bank 0* and *bank 1*.

In addition, the basic 256-byte register space of the KS88C3208/3216 is expanded into separately addressable 256-byte *pages*.

These extensions into separately addressable register sets, banks, and pages are realized by the combined implementation of:

- Select bank instructions (SB0 and SB1)
- Register page pointer (PP)
- Addressing mode restrictions

The total addressable register space is thereby expanded from 256 bytes to 1120 bytes. The KS88C3208/3216 can access 579 registers in this 1120-byte space.

Register Paging Concept

The addressable area of the 256-byte register file is logically extended into four 256-byte pages (pages 0–3). Only page 0, page 1, and a small section of page 2 are used, however, for the standard KS88C3208/3216 implementation.

After a reset, the page pointer always points to page 0. The register page pointer and addressing mode restrictions support register addressing for pages 0–2.

Register Page Pointer (PP)

The SAM8 architecture supports the logical expansion of the physical 256-byte register file in up to 16 separately addressable register pages. Page addressing is controlled by the register page pointer, PP, DFH). Only two pages are implemented in the KS88C3208/3216 microcontroller: Page 0 is used as general-purpose register space and page 1 contains a 240 × 11-bit area for the on-screen display (OSD) video ROM.

As shown in Figure 12, when the upper nibble of the PP register is '0000B', the selected destination address is located on page 0. When the upper nibble value is '0001B', page 1 is the selected destination. The lower nibble of the page pointer controls the source register page destination addressing: when the lower nibble is '0000B', page0 is the selected source register page; when the lower nibble is '0001B', page 1 is the source register page.

Following a reset, the page pointer's source value (lower nibble) and destination value (upper nibble) are always '0000B', automatically selecting page 0 as both source and destination. To select page 1 as the source or destination register page, you must modify the register page pointer values accordingly. Because only page 0 and page 1 are used in the KS88C3208/3216 implementation, only pointer values '0000B' and '0001B' are used.

4-9 June 1996




Figure 11. Register Page Pointer (PP)



Register Set 1

The term *set 1* refers to the upper 64 bytes of the register file, locations C0H–FFH. This area can be accessed at any time, regardless of which page is currently selected. The upper 32-byte area of this 64-byte space is divided into two 32-byte register banks, called *bank 0* and *bank 1*. You use the select register bank instructions, SB0 or SB1, to address one bank or the other. A reset operation automatically selects bank 0 addressing.

The lower 32-byte area of set 1 is not banked. This area contains 16 bytes for mapped system registers (D0H–DFH) and a 16-byte common area (C0H–CFH) for working register addressing.

Registers in set 1 are directly accessible at all times using the Register addressing mode. The 16-byte working register area can only be accessed using working register addressing, however.

Working register addressing is a function of Register addressing mode (see Section 3, "Addressing Modes," for more information).

Register Set 2

The same 64-byte physical space that is used for set 1 register locations C0H–FFH is logically duplicated to add another 64 bytes. This expanded area of the register file is called *set 2*. The logical division of set 1 and set 2 is maintained by means of addressing mode restrictions: While you can access set 1 using Register addressing mode only, you can only use Register Indirect addressing mode or Indexed addressing mode to access set 2.

For the KS88C3208/3216, the set 2 address range (C0H–FFH) is accessible on page 0 and on page 1. Please note, however, that on page 1, set 2 locations F0H–FFH are not mapped.

Part of the OSD video RAM is in page 1, set 2 (C0H–EFH), and the other part (00H–BFH) is in the page 1 prime register area. To avoid programming errors, we recommend using either Register Indirect or Indexed mode to address the entire 240-byte video RAM area.

Prime Register Space

The lower 192 bytes (00H–BFH) of the KS88C3208/3216's two 256-byte register pages is called prime register area. Prime registers can be accessed using any of the seven addressing modes. The prime register area on page 0 is immediately addressable following a reset. In order to address registers on page 1 (in the OSD video RAM), you must first set the register page pointer (PP) to the appropriate source and destination values.



4-11 June 1996




Figure 12. KS88C3208/3216 Internal Register File



CONTROL REGISTERS

Table 2. KS88C3208/3216 Set 1 Registers

Register Name	Mnemonic	Decimal	Hex	R/W
Timer 0 counter	T0CNT	208	D0H	R
Timer 0 data register	T0DATA	209	D1H	R/W
Timer 0 control register	T0CON	210	D2H	R/W
Basic timer control register	BTCON	211	D3H	R/W
Clock control register	CLKCON	212	D4H	R/W
System flags register	FLAGS	213	D5H	R/W
Register pointer 0	RP0	214	D6H	R/W
Register pointer 1	RP1	215	D7H	R/W
Stack pointer (high byte)	SPH	216	D8H	R/W
Stack pointer (low byte)	SPL	217	D9H	R/W
Instruction pointer (high byte)	IPH	218	DAH	R/W
Instruction pointer (low byte)	IPL	219	DBH	R/W
Interrupt request register	IRQ	220	DCH	R
Interrupt mask register	IMR	221	DDH	R/W
System mode register	SYM	222	DEH	R/W
Register page pointer	PP	223	DFH	R/W

Table 3. KS88C3208/3216 Set 1, Bank 0 Registers

Register Name	Mnemonic	Decimal	Hex	R/W
Port 0 data register	P0	224	E0H	R/W
Port 1 data register	P1	225	E1H	R/W
Port 2 data register	P2	226	E2H	R/W
Port 3 data register	P3	227	E3H	R/W
Port 0 control register (high byte)	P0CONH	228	E4H	R/W
Port 0 control register (low byte)	P0CONL	229	E5H	R/W
Port 1 control register (high byte)	P1CONH	230	E6H	R/W
Port 1 control register (low byte)	P1CONL	231	E7H	R/W
Port 2 control register (high byte)	P2CONH	232	E8H	R/W
Port 2 control register (low byte)	P2CONL	233	E9H	R/W
Port 3 control register (high byte)	P3CONH	234	EAH	R/W
Port 3 control register (low byte)	P3CONL	235	EBH	R/W
Port 2 pull-up resistor control register	P2PUR	236	ECH	R/W
I ² C-bus data shift register	IIC	237	EDH	R/W
I ² C-bus control register	IICCON	238	EEH	R/W
I ² C-bus prescaler	IICPS	239	EFH	R/W



4-13 June 1996

Table 3. KS88C3208/3216 Set 1, Bank 0 Registers (Continued)

Register Name	Mnemonic	Decimal	Hex	R/W
Timer A data register	TADATA	240	F0H	R/W
Timer B data register	TBDATA	241	F1H	R/W
Timer A control register	TACON	242	F2H	R/W
Timer B control register	TBCON	243	F3H	R/W
PWM0 data register (main byte)	PWM0	244	F4H	R/W
PWM0 data register (extension byte)	PWM0EX	245	F5H	R/W
PWM1 data register (main byte)	PWM1	246	F6H	R/W
PWM1 data register (extension byte)	PWM1EX	247	F7H	R/W
PWM control register	PWMCON	248	F8H	R/W
Capture A data register	CAPA	249	F9H	R
A/D converter control register	ADCON	250	FAH	R/W ⁽¹⁾
Locations FBH and F		nk 0, are not map	oped.	
Basic timer counter	BTCNT	253	FDH	R
External memory timing register	EMT	254	FEH	R/W
Interrupt priority register	IPR	255	FFH	R/W

NOTE: Bit 7 and the lower nibble of the ADCON register are read-only.

Table 4. KS88C3208/3216 Set 1, Bank 1 Registers

Register Name	Mnemonic	Decimal	Hex	R/W						
Locations E0H-EF	Locations E0H-EFH in set 1, bank 1, are not mapped.									
OSD character size control register	CHACON	240	F0H	R/W						
OSD fade control register	FADECON	241	F1H	R/W						
OSD row position control register	ROWCON	242	F2H	R/W						
OSD column position control register	CLMCON	243	F3H	R/W						
OSD background color control register	COLCON	244	F4H	R/W						
On-screen display control register	DSPCON	245	F5H	R/W						
Halftone signal control register	HTCON	246	F6H	R/W						
OSD color buffer	COLBUF	247	F7H	R/W						
PWM2 data register	PWM2	248	F8H	R/W						
PWM3 data register	PWM3	249	F9H	R/W						
PWM4 data register	PWM4	250	FAH	R/W						
PWM5 data register	PWM5	251	FBH	R/W						
Locations FCH-FF	H in set 1, bank	1, are not mapp	ed.							



PROGRAMMING TIP — Using Load Instructions to Access Write-Only and Read-Only Registers

You cannot use the instructions OR (Logical OR), AND (Logical AND), CP (Compare), and LDB (Load Bit) to access write-only or read-only registers. Use load (LD) instructions instead, except for LDB. Here are some examples:

Example 1:

OR T0CON,#04H ; Invalid use of logical OR instruction!

Use a LD instruction instead to manipulate the T0CON register:

BITS ST0CON.2 ; ST0CON is a shadow register for T0CON

LD T0CON,ST0CON ; Set bit 2 in the T0CON register

Example 2:

CP PWMCON,#3CH ; Invalid use of the CP instruction!

JP EQ,AAA

•

AAA NOP

Use a shadow register instead to manipulate the PWMCON register:

CP SPWMCON,#3CH ; SPWMCON is a shadow register for PWMCON

JP EQ,AAA

•

AAA NOP

Example 3:

LDB IICCON.0,R0 ; Invalid use of the LDB instruction!

Use a shadow register instead to load the value into the IICCON register:

LDB SIICCON.0,R0 ; SIICCON is a shadow register for IICCON

LD IICCON,SSIOCON



4-15 June 1996

INTERRUPT STRUCTURE

OVERVIEW

The KS88C3208/3216 microcontroller has fourteen peripheral interrupt sources. Eight vector addresses are used to support these sources. Eight interrupt levels are used in the interrupt structure (IRQ0, and IRQ7). This device-specific interrupt structure is illustrated in Figure 14.

When multiple interrupt levels are active, the interrupt priority register (IPR) determines the

order in which contending interrupt requests are serviced. If multiple interrupts occur within the same interrupt level, the interrupt with the lowest vector address is processed first.

When an interrupt request is granted, an interrupt machine cycle is entered. All subsequent interrupts are disabled and the program counter and status flags are saved to stack. Program control then branches to the interrupt's vector address. This memory location, together with

the next memory byte, comprises the 16-bit address of the interrupt service routine for that particular interrupt request.

Interrupt sources can be external or internal. Internal sources are hardwired to a particular vector and level while external sources can be assigned to various external events. External interrupts are triggered either by rising or falling signal edges, based on the corresponding control register settings.



LEVEL	VECTOR	SOURCE	IDENTIFIER	RESET
IRQ0	— FAH <u>0</u> — FCH <u>1</u>	Timer 0 overflow interrupt Timer 0 interrupt (match/capture)	T0OVF T0INT	H/W S/W
IRQ1	4	P0.4 external interrupt P0.5 external interrupt	P04INT P05INT	H/W H/W
IRQ2	— С4H <u>0</u> — С6H <u>1</u>	P0.6 external interrupt P0.7 external interrupt	P06INT P07INT	H/W H/W
IRQ3	— 00H <u>0</u> — 02H <u>1</u>	PWM counter overflow Capture A (8-bit)	PWMOVF CAPA	H/W H/W
IRQ4	— D0Н ———	IIC-bus	IICINT	S/W
IRQ6	— всн <u>0</u> — вен <u>1</u>	Timer B Timer A	TBINT TAINT	S/W S/W
IRQ7 ————	— D4H ———	V-sync	VSYNC	S/W

NOTES:

- 1. Interrupt level IRQ5 is not used in the KS88C3208/3216 interrupt structure.
- 2. For interrupt levels with two or more vectors, the lowest vector address usually has the highest priority. For example, FAH has higher priority (0) than FCH (2) within level IRQ0. These priorities (see numbers) are hardwired.
- 3. The interrupt names in the 'Identifier' column are used in this documentation to refer to specific interrupts, as distinguished from the interrupt source name or the pin at which an external interrupt request arrives.

Figure 13. KS88C3208/3216 Interrupt Structure



4-17 June 1996

INTERRUPT VECTOR ADDRESSES

Interrupt vector addresses for the KS88C3208/3216 are stored in

the first 256 bytes of the ROM. The reset address is 0100H. Vectors for all interrupt levels are stored in the vector address area (0H–FFH). Unused ROM in the

range 00H–FFH can be used as program memory locations. You must be careful, however, not to overwrite interrupt vector addresses stored in this area.




Figure 14. ROM Vector Address Area



Table 5. KS88C3208/3216 Interrupt Vectors

Vector	Address	Interrupt Source	Red	uest	Reset	/Clear
Decimal Value	Hex Value		Interrupt Level	Priority in Level	H/W	S/W
252	FCH	Timer 0 (match/cap)	IRQ0	1		1
250	FAH	Timer 0 overflow		0	√	
212	D4H	V-sync	IRQ7	_		1
208	D0H	I ² C-bus	IRQ4	_		√
198	C6H	P0.7 external interrupt	IRQ2	1	√	
196	C4H	P0.6 external interrupt		0	√	
194	C2H	P0.5 external interrupt	IRQ1	1	√	
192	C0H	P0.4 external interrupt		0	√	
190	BEH	Timer A	IRQ6	1		1
188	ВСН	Timer B		0		1
2	02H	Capture A (8-bit)	IRQ3	1	√	
0	00H	PWM counter overflow		0	√	

NOTES:

- 1. Interrupt priorities are identified in inverse order: '0' is highest priority, '1' is the next highest, and so on.
- 2. If two or more interrupts within the same level contend, the interrupt with the lowest vector address usually has priority over one with a higher vector address. (The priorities within a level are hardwired) For example, in interrupt level IRQ1, the higher-priority interrupt vector is the P0.4 external interrupt, vector C0H; the lower-priority interrupt within that level is the P0.5 external interrupt, vector C2H.



4-19 June 1996

ENABLE/DISABLE INTERRUPT INSTRUCTIONS (EI, DI)

The Enable Interrupts (EI) instruction globally enables the interrupt structure. All interrupts are serviced as they occur, and according to established priorities. The system initialization routine that is executed following a reset must always contain an EI instruction (assuming one or more interrupts are used in the application).

During normal operation, you can execute the DI (Disable Interrupt) instruction at any time to globally disable interrupt processing. The

El and DI instructions change the value of bit 0 in the SYM register. Although you can manipulate SYM.0 directly to enable or disable interrupts, we recommend that you use the El and DI instructions instead.

SYSTEM-LEVEL INTERRUPT CONTROL REGISTERS

In addition to the control registers for specific interrupt sources, four system-level control registers control interrupt processing:

 Each interrupt level is enabled or disabled (masked) by bit

- settings in the interrupt mask register (IMR).
- Relative priorities of interrupt levels are controlled by the interrupt priority register (IPR).
- The interrupt request register (IRQ) contains interrupt pending flags for each level.
- The system mode register (SYM) dynamically enables or disables global interrupt processing. SYM settings also enable fast interrupts and control the external interface, if implemented.

Table 6. Interrupt Control Register Overview

Control Register	ID	R/W	Function Description
System mode register	SYM	R/W	Global interrupt processing enable and disable, fast interrupt processing.
Interrupt mask register	IMR	R/W	Bit settings in the IMR register enable and disable interrupt processing for each of the seven recognized interrupt levels, IRQ0–IRQ4, IRQ6, and IRQ7.
Interrupt priority register	IPR	R/W	Controls the relative processing priorities of the interrupt levels. For the KS88C3208/3216, the seven levels are organized into three groups: A, B, and C. Group A includes IRQ0 and IRQ1, group B is IRQ2–IRQ4, and group C is IRQ6 and IRQ7.
Interrupt request register	IRQ	R	This register contains a request pending bit for each interrupt level.



INTERRUPT PROCESSING CONTROL POINTS

Interrupt processing can therefore be controlled in two ways: either globally, or by specific interrupt level and source. The systemlevel control points in the interrupt structure are therefore:

 Global interrupt enable and disable (by El and Dl

- instructions or by direct manipulation of SYM.0)
- Interrupt level enable and disable settings (IMR register)
- Interrupt level priority settings (IPR register)
- Interrupt source enable and disable settings in the corresponding peripheral control register(s)

NOTE

When writing an interrupt service routine, be sure that it properly manages the register pointer values (RP0 and RP1).




Figure 15. Interrupt Function Diagram



4-21 June 1996

PERIPHERAL INTERRUPT CONTROL REGISTERS

For each interrupt source there is a corresponding peripheral control register (or registers) to control the interrupts generated by that peripheral. These registers and their locations are listed in Table 7.

Table 7. Interrupt Source Control Registers

Interrupt Source	Interrupt Level	Control Register	Register Location
Timer 0 (match/cap) Timer 0 overflow	IRQ0	T0CON	Set 1, D2H
P0.5 external interrupt P0.4 external interrupt	IRQ1	P0CONH	Set 1, bank 0, E4H
P0.7 external interface P0.6 external interface	IRQ2	P0CONH	Set 1, bank 0, E4H
Capture A (8-bit) PWM counter overflow	IRQ3	PWMCON	Set 1, bank 0, F8H
I ² C-bus	IRQ4	IICCON	Set 1, bank 0, EEH
Timer A Timer B	IRQ6	TACON TBCON	Set 1, bank 0, F2H Set 1, bank 0, F3H
V-sync	IRQ7	HTCON	Set 1, bank 1, F6H



SYSTEM MODE REGISTER (SYM)

The system mode register, SYM (DEH, set 1), is used to enable and disable interrupt processing and to control fast interrupt processing.

SYM.0 is the enable and disable bit for global interrupt processing. SYM.1–SYM.4 control fast interrupt processing: SYM.1 is the enable bit; SYM.2–SYM.4 are the fast interrupt level selection bits. SYM.7 is the enable bit for the tristate external memory interface (not implemented in the KS88C3208/3216). A reset clears SYM.0, SYM.1, and SYM.7 to "0"; the other bit values are undetermined.

The instructions EI and DI enable and disable global interrupt processing, respectively, by

modifying the bit 0 value of the SYM register. An Enable Interrupt (EI) instruction must be included in the initialization routine, which follows a reset operation, in order to enable interrupt processing. Although you can manipulate SYM.0 directly to enable and disable interrupts during normal operation, we recommend using the EI and DI instructions for this purpose.




Figure 16. System Mode Register (SYM)



4-23 June 1996

INTERRUPT MASK REGISTER (IMR)

The interrupt mask register (IMR) is used to enable or disable interrupt processing for each of the seven interrupt levels used in the KS88C3208/3216 interrupt structure, IRQ0–IRQ4, IRQ6, and

IRQ7. After a reset, all of the IMR register values are undetermined.

Each IMR bit corresponds to a specific interrupt level: bit 1 to IRQ1, bit 2 to IRQ2, and so on. When the IMR bit of an interrupt level is cleared to "0", interrupt processing for that level is disabled (masked). When you set

a level's IMR bit to "1", interrupt processing for the level is enabled (not masked).

The IMR register is mapped to register location DDH in set 1. Bit values can be read and written by instructions using the Register addressing mode.




Figure 17. Interrupt Mask Register (IMR)



INTERRUPT PRIORITY REGISTER (IPR)

The interrupt priority register, IPR, is used to set the relative priorities of the seven interrupt levels used in the KS88C3208/3216 interrupt structure. The IPR register is mapped to register location FFH in set 1, bank 0. After a reset, the IPR register values are undetermined. If more than one interrupt source is active, the source with the highest priority level is serviced first. If both sources belong to the same interrupt level, the source with the lowest vector address usually has priority. (This priority is hardwired.)

In order to define the relative priorities of interrupt levels, they are organized into groups and subgroups by the interrupt logic. Three interrupt groups are defined for the IPR logic (see Figure 19). These groups and subgroups are used only for IPR register priority definitions:

Group A IRQ0, IRQ1
Group B IRQ2, IRQ3, IRQ4
Group C IRQ6, IRQ7

Bits 7, 4, and 1 of the IPR register control the relative priority of interrupt groups A, B, and C. For example, the setting '001B' would select the group relationship B > C > A, and '101B' would select C > B > A. The functions of the other IPR bit settings are as follows:

- IPR.0 controls the relative priority setting of IRQ0 and IRQ1 interrupts.
- IPR.2 controls interrupt group B.
- Interrupt group B has a subgroup to provide an additional priority relationship between for interrupt levels 2, 3, and 4. IPR.3 defines the possible subgroup B relationships.
- IPR.6 controls the relative priorities of group C interrupts.




Figure 18. Interrupt Priority Register (IPR)



4-25 June 1996

INTERRUPT REQUEST REGISTER (IRQ)

Bit values in the interrupt request register, IRQ, are polled to determine interrupt request status for the seven interrupt levels in the KS88C3208/3216 interrupt structure (IRQ0–IRQ4, IRQ6, and IRQ7). Each bit corresponds to the interrupt level of the same number: bit 0 to IRQ0, bit 1 to IRQ1, and so on. A "0" indicates that no interrupt is requested and

a "1" indicates that an interrupt is requested for that level.

The IRQ register is mapped to register location DCH in set 1. IRQ bit values are read-only addressable using Register addressing mode. You can read (test) the contents of the IRQ register at any time using bit or byte addressing to determine the current interrupt request status of specific interrupt levels. After a

reset, the IRQ register is cleared to 00H.

IRQ register values can be polled even if a DI instruction has been executed. If an interrupt occurs while the interrupt structure is disabled, it will not be serviced. But the interrupt request can still be detected by polling IRQ values. This can be useful in order to determine which events occurred while the interrupt structure was disabled.




Figure 19. Interrupt Request Register (IRQ)



INTERRUPT PENDING FUNCTION TYPES

Overview

There are two types of interrupt pending bits. One type is automatically cleared by hardware after the interrupt service routine is acknowledged and executed. The other type must be cleared by the application program's interrupt service routine.

Each interrupt level has a corresponding interrupt request bit in the IRQ register that the CPU polls for interrupt requests.

Pending Bits Cleared Automatically by Hardware

For interrupt pending bits that are cleared automatically by hardware, interrupt logic sets the corresponding pending bit to "1" when a request occurs. It then issues an IRQ pulse to tell the CPU that an interrupt is waiting to be serviced. The CPU acknowledges the interrupt source, executes the service routine, and clears the pending bit to "0". This type of pending bit is not mapped and cannot, therefore, be read or written by software.

In the KS88C3208/3216 interrupt structure, the timer 0 overflow interrupt, the P0.4–P0.7 external interrupts, the PWM counter overflow interrupt, and the capture A interrupt belong to this category of interrupts whose pending conditions are cleared automatically by hardware.

Pending Bits Cleared by the Service Routine

The second type of pending bit must be cleared by program software. The service routine must clear the appropriate pending bit before a return-frominterrupt subroutine (IRET) occurs. To do this, a "0" must be written to the pending bit location

in the corresponding mode or control register.

Pending conditions for the timer 0 match/capture interrupt, the I²C bus interrupt, the timer A and timer B interrupts, and the V-sync interrupt must be cleared by the application's service routines.

INTERRUPT SOURCE POLLING SEQUENCE

The interrupt request polling and servicing sequence is as follows:

- A source generates an interrupt request by setting the interrupt request bit to "1".
- The CPU polling procedure identifies a pending condition for that source.
- The CPU checks the source's interrupt level.
- 4. The CPU generates an interrupt acknowledge signal.
- Interrupt logic determines the Interrupt's vector address.
- The service routine starts and the source's pending flag is cleared to "0" (either by hardware or by software).
- The CPU continues polling for interrupt requests.

INTERRUPT SERVICE ROUTINES

Before an interrupt request can be serviced, the following conditions must be met:

- Interrupt processing must be enabled (EI, SYM.0 = "1")
- Interrupt level must be enabled (IMR register)
- Interrupt level must have the highest priority if more than one level is currently requesting service
- Interrupt must be enabled at the interrupt's source (peripheral control register)

If all of the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:

- Reset (clear to "0") the interrupt enable bit in the SYM register (SYM.0) to disable all subsequent interrupts.
- 2. Save the program counter and status flags to stack.
- Branch to the interrupt vector to fetch the service routine's address.
- 4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, an Interrupt Return instruction (IRET) occurs. The IRET restores the PC and status flags and sets SYM.0 to "1", allowing the CPU to process the next interrupt request.

GENERATING INTERRUPT VECTOR ADDRESSES

The interrupt vector area in the ROM contains the addresses of the interrupt service routine that corresponds to each level in the interrupt structure. Vectored interrupt processing follows this sequence:

- 1. Push the program counter's low-byte value to stack.
- 2. Push the program counter's high-byte value to stack.
- Push the FLAGS register values to stack.
- 4. Fetch the service routine's high-byte address from the vector address.
- 5. Fetch the service routine's low-byte address from the vector address.



4-27 June 1996

GENERATING INTERRUPT VECTOR ADDRESSES (CONTINUED)

Branch to the service routine specified by the 16-bit vector address.

NOTE

A 16-bit vector address always begins at an evennumbered ROM location from 00H–FFH.

NESTING OF VECTORED INTERRUPTS

You can nest a higher priority interrupt request while a lower priority request is being serviced. To do this, you must follow these steps:

- Push the current 8-bit interrupt mask register (IMR) value to the stack (PUSH IMR).
- 2. Load the IMR register with a new mask to enable the higher priority interrupt only.
- Execute an El instruction to enable interrupt processing (a higher priority interrupt will be processed if it occurs).
- When the lower-priority interrupt service routine ends, restore the IMR to its original value by returning the previous mask from the stack (POP IMR).
- 5. Execute an IRET.

Depending on the application, you may be able to simplify this procedure to some extent.

INSTRUCTION POINTER (IP)

The instruction pointer (IP) is used by all KS88-series microcontrollers to control optional high-speed interrupt processing called *fast interrupts*. The IP consists of register pair DAH and

DBH. The IP register names are IPH (high byte, IP15–IP8) and IPL (low byte, IP7–IP0).

FAST INTERRUPT PROCESSING

The feature called *fast interrupt* processing lets designated interrupts be completed in approximately six clock cycles instead of the usual 22 clock cycles. Bit 1 of the system mode register, SYM.1, enables fast interrupt processing while SYM.2—SYM.4 are used to select a specific level for fast processing.

Two other system registers support fast interrupts:

- The instruction pointer (IP)
 holds the starting address of
 the service routine (and is
 later used to swap the
 program counter values), and
- When a fast interrupt occurs, the contents of the FLAGS register is stored in an unmapped, dedicated register called FLAGS' (FLAGS prime).

NOTE

For the KS88C3208/3216 microcontroller, the service routine for any one of the seven interrupt levels (IRQ0–IRQ4, IRQ6, or IRQ7) can be designated as a fast interrupt.

Procedure for Initiating Fast Interrupts

To initiate fast interrupt processing, follow these steps:

- Load the start address of the service routine into the instruction pointer.
- 2. Load the level number into the fast interrupt select field.

3. Write a "1" to the fast interrupt enable bit in the SYM register.

Fast Interrupt Service Routine

When an interrupt occurs in the level selected for fast interrupt processing, the following events occur:

- The contents of the instruction pointer and the PC are swapped.
- 2. The FLAGS register values are written to the dedicated FLAGS' register.
- 3. The fast interrupt status bit in the FLAGS register is set.
- 4. The interrupt is serviced.
- Assuming that the fast interrupt status bit is set, when the fast interrupt service routine ends, the instruction pointer and PC values are swapped back.
- 6. The content of FLAGS' (FLAGS prime) is copied automatically back into the FLAGS register.
- 7. The fast interrupt status bit in FLAGS is cleared automatically.

Programming Guidelines

Remember that the only way to enable or disable a fast interrupt is to set or clear the fast interrupt enable bit in the SYM register (SYM.1), respectively. Executing an EI or DI instruction affects only normal interrupt processing.

Also, if you use fast interrupts, remember to load the IP with a new start address when the fast interrupt service routine ends. (Please refer to the programming tip on page 4–8 for an example.)



PROGRAMMING TIP — Programming Level IRQ0 as a Fast Interrupt

This example shows you how to program fast interrupt processing for a select interrupt level — in this case, for the timer 0 (capture) interrupt, INT0:

:

LD T0CON,#52H ; Disable T0OVF interrupt

Enable T0 interrupt

; Capture mode; trigger on rising signal edges

Select f_{OSC} /256 as T0 clock source

LD P2CONL,#02H ; Set P2.0 to capture input mode

LDW IPH,#T0_INT ; IPH ← high byte of interrupt service routine ; IPL ← low byte of interrupt service routine

LD SYM,#02H ; Enable fast interrupt processing

Select IRQ0 for fast service

EI ; Enable interrupts

•

(Fast service routine executes)

•

LD T0CON,#52H ; Clear T0INT interrupt pending bit JP T,FAST_RET



4-29 June 1996

CLOCK CIRCUITS

OVERVIEW

The clock frequency generated by an external crystal or ceramic resonator may range from 0.5 MHz to 8 MHz. The maximum CPU clock frequency is 8 MHz. The X_{IN} and X_{OUT} pins connect the external oscillation source to the on-chip clock circuit.

A separate external L-C resonator circuit generates a clock pulse for

the on-screen display (OSD) block.

SYSTEM CLOCK CIRCUIT

The system clock circuit has the following components:

- External crystal or ceramic oscillation source
- Oscillator stop and wake-up functions
- Programmable frequency divider for the CPU clock (f_{OSC} divided by 1, 2, 8, or 16)
- Clock circuit control register, CLKCON




Figure 20. Main Oscillator Circuit (External Crystal or Ceramic Resonator)



CLOCK STATUS DURING POWER-DOWN MODES

The two power-down modes, Stop mode and Idle mode, affect system clock oscillation as follows:

- In Stop mode, the main oscillator is halted. Stop mode is released, and the oscillator started, by a reset operation or by an external interrupt (with RC-delay noise filter).
- In Idle mode, the internal clock signal is gated off to the CPU and to all peripherals except for the OSD block and the A/D converter, which are inactive. Idle mode is released by a reset or by an interrupt.




Figure 21. System Clock Circuit Diagram



4-31 June 1996

SYSTEM CLOCK CONTROL REGISTER (CLKCON)

The system clock control register, CLKCON, is located in set 1 at address D4H. It is read/write addressable and has the following functions:

- Oscillator IRQ wake-up function enable/disable
- Main oscillator stop control
- Oscillator frequency divide-by value: non-divided, 2, 8, or 16

System clock signal selection

The CLKCON register controls whether or not an external interrupt can be used to trigger a power-down mode release. (This is called the "IRQ wake-up" function.) The IRQ wake-up enable bit is CLKCON.7.

After a reset, the external interrupt oscillator wake-up bit is set to "1", the main oscillator is activated, and the fosc/16 (the slowest

clock speed) is selected as the CPU clock. If necessary, you can then increase the CPU clock speed to f_{OSC} , $f_{OSC}/2$, or $f_{OSC}/8$.

For the KS88C3208/3216, the CLKCON.0—CLKCON.2 system clock signature code should be any value *other than* '101B'. (This setting is invalid because a subsystem clock is not implemented.) The reset value for the clock signature code is '000B'.




Figure 22. System Clock Control Register (CLKCON)



L-C OSCILLATOR CIRCUIT

The L-C oscillator circuit has the following components:

- External L-C oscillator with a 5–8 MHz frequency range
- Oscillator clock divider value (CHACON.4 and CHACON.5)
- OSC_{IN} and OSC_{OUT} pins

On/off control bit (DSPCON.0)

Red-green-blue (RGB) color outputs, as well as display rates and positions, are determined by the L-C clock signal. This signal is scaled by the dot and column counter. The clock signal equals the OSD oscillator clock divided by the clock divider value. The clock divider value is determined

by the horizontal character size settings in the CHACON register.

The rate at which each new display line is generated is determined strictly by the H-sync input. The rate at which each new frame (screen) is generated is determined by V-sync input. The recommended L-C clock frequency is 6.5 MHz.




Figure 23. L-C Oscillator Circuit for OSD

4-33 June 1996

SYSTEM RESET

OVERVIEW

During a power-on reset, the voltage at V_{DD} is High level and the RESET pin is forced to Low level. The RESET signal is input through a Schmitt trigger circuit where it is then synchronized with the CPU clock. This brings the KS88C3208/3216 into a known operating status.

The RESET pin must be held to Low level for a minimum time interval after the power supply comes within tolerance in order to allow time for internal CPU clock oscillation to stabilize. The minimum required oscillation stabilization time for a reset is 1 millisecond.

When a reset occurs during normal operation (that is, when VDD and RESET are High level), the RESET pin is forced Low and the reset operation starts. All system and peripheral control registers are set to their default hardware reset values (see Table 8–1). In summary, the following sequence of events occurs during a reset operation:

- All interrupts are disabled.
- The watchdog function (basic timer) is enabled.
- Ports 0, 2, and 3 are set to nchannel, open-drain output mode; port 2 pull-up resistors are disabled.
- Port 1 is set to input mode (including multiplexed inputs for H-sync, Y-sync, and capture A).
- Peripheral control and data registers are disabled and reset to their initial control values.
- The program counter is loaded with the ROM's reset address, 0100H.
- When the programmed oscillation stabilization time interval has elapsed, the instruction stored in ROM location 0100H (and 0101H) is fetched and executed.

NOTE

You can program the duration of the oscillation stabilization interval by making the appropriate

settings to the basic timer control register, BTCON, before entering Stop mode.

Also, you if you do not want to use the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), you can disable it by writing '1010B' to the upper nibble of BTCON.

HARDWARE RESET VALUES

Tables 8–1 through 8–4 list the reset values for CPU and system ©registers, peripheral control registers, and peripheral data registers following a reset operation. The following notation is used to represent reset values:

- A "1" or a "0" shows the reset bit value as logic one or logic zero, respectively.
- An 'x' means that the bit value is undefined after a reset.
- A dash ('-') means that the bit is either not used or not mapped.



Table 8. Set 1 Register Values After a Reset

Register Name	Mnemonic	nic Address			В	it Val	ues A	After a	ter a Reset			
		Dec	Hex	7	6	5	4	3	2	1	0	
Timer 0 counter	T0CNT	208	D0H	0	0	0	0	0	0	0	0	
Timer 0 data register	T0DATA	209	D1H	1	1	1	1	1	1	1	1	
Timer 0 control register	T0CON	210	D2H	0	0	0	0	0	0	0	0	
Basic timer control register	BTCON	211	D3H	0	0	0	0	0	0	0	0	
Clock control register	CLKCON	212	D4H	0	0	0	0	0	0	0	0	
System flags register	FLAGS	213	D5H	х	х	х	Х	х	х	0	0	
Register pointer 0	RP0	214	D6H	1	1	0	0	0	_	_	_	
Register pointer 1	RP1	215	D7H	1	1	0	0	1	_	_	_	
Stack pointer (high byte)	SPH	216	D8H	х	х	х	Х	х	х	х	х	
Stack pointer (low byte)	SPL	217	D9H	х	х	х	Х	х	х	х	х	
Instruction pointer (high byte)	IPH	218	DAH	х	х	х	Х	х	х	х	х	
Instruction pointer (low byte)	IPL	219	DBH	х	х	х	Х	х	х	х	х	
Interrupt request register	IRQ	220	DCH	0	0	_	0	0	0	0	0	
Interrupt mask register	IMR	221	DDH	х	х	_	Х	х	х	х	х	
System mode register	SYM	222	DEH	0	_	0	Х	х	х	0	0	
Register page pointer	PP	223	DFH	0	0	0	0	0	0	0	0	

NOTE: Although it is not used for the KS88C3208/3216, bit 5 of the SYM register should always be "0". If this bit is accidentally written to "1" by software, a system malfunction may occur.



4-35 June 1996

Table 9. Set 1, Bank 0 Register Values After a Reset

Register Name	Mnemonic	Add	ress		В	it Val	ues A	After a	a Res	et	
		Dec	Hex	7	6	5	4	3	2	1	0
Port 0 data register	P0	224	E0H	1	1	1	1	1	1	1	1
Port 1 data register	P1	225	E1H	0	0	0	0	0	0	0	0
Port 2 data register	P2	226	E2H	1	1	1	1	1	1	1	1
Port 3 data register	P3	227	E3H	_	_	1	1	1	1	1	1
Port 0 control register (high byte)	P0CONH	228	E4H	0	0	0	0	0	0	0	0
Port 0 control register (low byte)	P0CONL	229	E5H	0	0	0	0	0	0	0	0
Port 1 control register (high byte)	P1CONH	230	E6H	0	0	0	0	0	0	0	0
Port 1 control register (low byte)	P1CONL	231	E7H	0	0	0	0	0	0	0	0
Port 2 control register (high byte)	P2CONH	232	E8H	0	0	0	0	0	0	0	0
Port 2 control register (low byte)	P2CONL	233	E9H	0	0	0	0	0	0	0	0
Port 3 control register (high byte)	P3CONH	234	EAH	_	_	_	_	0	0	0	0
Port 3 control register (low byte)	P3CONL	235	EBH	0	0	0	0	0	0	0	0
Port 2 pull-up resistor enable register	P2PUR	236	ECH	_	0	0	0	0	0	0	0
I ² C-bus data shift register	IIC	237	EDH	х	Х	х	х	х	х	х	х
I ² C-bus control register	IICCON	238	EEH	0	0	0	0	0	0	0	0
I ² C-bus prescaler	IICPS	239	EFH	0	0	0	0	0	0	0	0
Timer A data register	TADATA	240	F0H	1	1	1	1	1	1	1	1
Timer B data register	TBDATA	241	F1H	1	1	1	1	1	1	1	1
Timer A control register	TACON	242	F2H	0	0	0	0	0	0	0	0
Timer B control register	TBCON	243	F3H	0	0	0	0	0	0	0	0
PWM0 data register (main byte)	PWM0	244	F4H	1	1	1	1	1	1	1	1
PWM0 data register (extension byte)	PWM0EX	245	F5H	0	0	0	0	0	0	_	_
PWM1 data register (main byte)	PWM1	246	F6H	1	1	1	1	1	1	1	1
PWM1 data register (extension byte)	PWMEX	247	F7H	0	0	0	0	0	0	_	_
PWM control register	PWMCON	248	F8H	0	0	0	0	0	_	0	0
Capture A data register	CAPA	249	F9H	0	0	0	0	0	0	0	0
A/D converter control register	ADCON	250	FAH	0	1	0	0	0	0	0	0
Locations FE	3H and FCH in	n set 1, I	oank 0, a	are no	t map	ped.					
Basic timer counter	BTCNT	253	FDH	0	0	0	0	0	0	0	0
External memory timing register	EMT	254	FEH	0	1	1	1	1	1	0	_
Interrupt priority register	IPR	255	FFH	х	х	_	х	х	х	х	х



Table 10. Set 1, Bank 1 Register Values After a Reset

Register Name	Mnemonic	Add	ress	Bit Values After a Reset							
		Dec	Hex	7	6	5	4	3	2	1	0
Locations E0H–EFH in set 1, bank 1, are not mapped.											
OSD character size control register	CHACON	240	F0H	0	0	0	0	0	0	0	0
OSD fade control register	FADECON	241	F1H	0	0	0	0	0	0	0	0
OSD row position control register	ROWCON	242	F2H	0	0	0	0	0	0	0	0
OSD column position control register	CLMCON	243	F3H	0	0	0	0	0	0	0	0
OSD background color control register	COLCON	244	F4H	0	0	0	0	0	0	0	0
On-screen display control register	DSPCON	245	F5H	0	0	0	0	0	0	0	0
Halftone signal control register	HTCON	246	F6H	0	0	0	0	0	0	0	0
OSD color buffer	COLBUF	247	F7H	_	_	_	_	-	х	х	х
PWM2 data register	PWM2	248	F8H	х	х	х	х	х	х	х	х
PWM3 data register	PWM3	249	F9H	х	х	х	х	х	х	х	х
PWM4 data register	PWM4	250	FAH	х	х	х	х	Х	х	х	х
PWM5 data register	PWM5	251	FBH	х	х	х	х	Х	х	х	х
Locations	Locations FCH–FFH in set 1, bank 1, are not mapped.										

Table 11. Page 1 Video RAM Register Values After a Reset

Register Name	Address	Bit Values After a Reset							
		7	6	5	4	3	2	1	0
OSD video RAM	00H-EFH, page 1	Х	х	х	х	Х	х	х	Х



4-37 June 1996

POWER-DOWN MODES

STOP MODE

Stop mode is invoked by the instruction STOP (opcode 7FH). In Stop mode, the operation of the CPU and all peripherals is halted. That is, the on-chip main oscillator stops and the supply current is reduced to less than $5\mu A$. All system functions stop when the clock "freezes," but data stored in the internal register file is retained. Stop mode can be released in one of two ways: by a RESET signal or by an external interrupt.

Using RESET to Release Stop Mode

Stop mode is released when the RESET signal goes inactive (High level). All system and peripheral control registers are reset to their default values and the contents of all data registers are retained. A reset operation automatically selects a slow clock (1/16) because CLKCON.3 and CLKCON.4 are cleared to '00B'. After the programmed oscillation stabilization interval has elapsed, the CPU starts the system initialization routine by fetching the address stored in ROM location 0100H.

Using an External Interrupt to Release Stop Mode

Only external interrupts with an RC-delay noise filter circuit can be used to release Stop mode. The external interrupts in the KS88C3208/3216 interrupt

structure that meet this requirement are INT0–INT3 (P0.4–P0.7), CAPA, T0, and V-sync. Which interrupt you can use to release Stop mode in a given situation depends on the microcontroller's current internal operating mode.

Note that when Stop mode is released by an external interrupt, the current values in system and peripheral control registers are not changed. When you use an interrupt to release Stop mode, the CLKCON.3 and CLKCON.4 register values remain unchanged, and the currently selected clock value is used. if you use an external interrupt for Stop mode release, you can also program the duration of the oscillation stabilization interval. To do this, you must make the appropriate control and clock settings before entering Stop mode.

The external interrupt is serviced when the Stop mode release occurs. Following the IRET from the service routine, the instruction immediately following the one that initiated Stop mode is executed.

IDLE MODE

Idle mode is invoked by the instruction IDLE (opcode 6FH). In Idle mode, CPU operations are halted while select peripherals remain active. During Idle mode, the internal clock signal is gated off to the CPU and to all

peripherals except the OSD block and the A/D converter. Port pins retain the mode (input or output) they had at the time Idle mode was entered.

There are two ways to release Idle mode:

- Execute a reset. All system and peripheral control registers are reset to their default values and the contents of all data registers are retained. The reset automatically selects a slow clock (1/16) because CLKCON.3 and CLKCON.4 are cleared to '00B'. If interrupts are masked, a reset is the only way to release Idle mode.
- 2. Activate any enabled interrupt, causing Idle mode to be released. When you use an interrupt to release Idle mode, the CLKCON.3 and CLKCON.4 register values remain unchanged, and the currently selected clock value is used. The interrupt is then serviced. When the returnfrom-interrupt (IRET) occurs, the instruction immediately following the one that initiated Idle mode is executed.

NOTE

Only external interrupts can be used to release Stop mode. To release Idle mode, you can use either type of interrupt (internal or external).



${f PROGRAMMING\ TIP-Initial\ Settings\ for\ Address\ Space,\ Vectors,\ and\ Peripherals}$

The following sample program shows you recommended initial settings for the KS88C3208/3216 address space, interrupt vectors, and peripheral functions. Program comments guide you through the required steps:

	•			
OSD_REG osd_flg dsp_typ	EQU equ equ	0C8H 8 9	;	OSD working register area
VRAMAD WORK1 WORK2 REMOCON	EQU EQU EQU	0CH 0BH 0AH 3FH	· · ·	General-purpose area General-purpose area CAPA data save register
	•			
	ORG DW DW	00H PWM_OVF CAPA_INT	;	PWM counter overflow vector Capture A interrupt
	ORG DW DW	0BCH TIMERB_INT TIMERA_INT	;	Timer B interrupt Timer A interrupt
	ORG DW DW DW DW	0C0H P04_INT P05_INT P06_INT P07_INT	;	P0.4 external interrupt P0.5 external interrupt P0.6 external interrupt P0.7 external interrupt
	ORG DW	0D0H IIC_INT	;	IIC-bus interrupt
	ORG DW	0D4H V_SYNC_INT	;	V-sync interrupt
	ORG DW DW ORG	0FAH TIMER0_OVF TIMER0_INT 0100H	;	Timer 0 overflow interrupt Timer 0 interrupt
START	DI LD LD CLR CLR SB1	BTCON,#0AAH CLKCON,#98H SYM SPL		Disable all interrupts Disable the watchdog timer Non-divided clock Disable global and fast interrupts Stack pointer low byte ← "0" Stack area will start at 0FFH Select bank 1

(Continued on next page)



4-39 June 1996

${}^{\hspace{-.1cm}\text{\tiny{IMS}}}\hspace{-.1cm}$ PROGRAMMING TIP — Initial Settings for Address Space, Vectors, and Peripherals (Continued)

	LD LD SB0 LD	HTCON,#0AH DSPCON,#0A0H PWMCON,#0E9H		Enable V-sync interrupt Disable OSD logic Select bank 0 Prescaler ← 4 Enable PWM counter Disable PWM overflow interrupt
	LD L	IPR,#0AEH IMR,#0C8H P0CONH,#00H P0CONL,#0FFH P1CONH,#0FFH P1CONL,#00H P2CONH,#00H P2CONL,#00H P2PUR,#02H P3CONH,#00H P3CONL,#00H		Enable capture A interrupt Interrupt priority settings IRQ6 > 7 > 4 > 2 > 0 > 1 > 5 Enable level 3, 6, and 7 interrupts Output mode ADC input mode Output mode Input mode Open-drain output mode Open-drain output mode Enable pull-up resistor at P2.1 Open-drain output mode Open-drain output mode Open-drain output mode
	LD LD	TACON,#54H TADATA,#03H		Prescaler ← 6 Clock source ← CPU clock / 1000 Enable timer A interrupt Interval timer mode 4-millisecond interrupt
	El	IADATA,#00II	,	4-milisecona interrupt
MAIN	NOP NOP			
	NOP JP	T,MAIN	;	Jump MAIN
CAPA_INT:	PUSH PUSH PUSH	PP RP0 RP1	· · · ·	CAPA interrupt service Save page pointer to stack Save register pointer 0 to stack Save register pointer 1 to stack
	LD POP POP POP IRET	REMOCON,CAPA RP1 RP0 PP	,	REMOCON ← CAPA data Restore register pointer 1 value Restore register pointer 0 value Restore page pointer value Return from interrupt service routine

(Continued on next page)



PROGRAMMING TIP — Initial Settings for Address Space, Vectors, and Peripherals (Continued)

TIMERA_INT PUSH PP ; TIMER_A interrupt service

PUSH RP0 PUSH RP1

:

:

LD TACON,#54H ; Clear pending bit

POP RP1 POP RP0 POP PP

IRET ; Return from interrupt service routine

V_SYNC_INT PUSH PP ; V_SYNC interrupt service

PUSH RP0 PUSH RP1

:

.

LD TACON,#54H ; Clear pending bit

POP RP1 POP RP0 POP PP

IRET ; Return from interrupt service routine

PWM OVF: ; PWM counter overflow interrupt

TIMERB INT: ; Timer B interrupt

P04_INT: ; P0.4 external interrupt

P05_INT: ; P0.5 external interrupt

P06_INT: ; P0.6 external interrupt

P07_INT: ; P0.7 external interrupt

IIC INT: ; IIC-bus interrupt

TIMER0 INT: ; Timer 0 interrupt

TIMER0_OVF: ; Timer 0 overflow interrupt

IRET ; Return from interrupt service routine



4-41 June 1996

I/O PORTS

OVERVIEW

The KS88C3208/3216 microcontroller have four I/O ports with a total of 30 pins. Up to 22 pins can be configured as

n-channel, open-drain outputs. Of these 22 open-drain pins, 11 pins can withstand loads of up to 10volts and 11 pins can withstand loads of up to 5 volts. The CPU accesses ports by directly writing or reading port registers. No special I/O instructions are required. Table 9–1 gives you a summary of port functions:

Table 12. KS88C3208/3216 Port Configuration Overview

Port	Configuration Options	Programmability
0	General I/O port that is configurable for digital input or n-channel, open-drain output. The lower nibble pins can withstand up to 5 V and the upper nibble pins up to 10 V. Lower nibble pins are multiplexed for alternative use as A/D converter inputs; upper nibble pins are multiplexed for alternative use as external interrupt inputs.	Bit programmable
1	General I/O port. Input or output mode is software configurable. Pull-up resistors can be assigned to individual pins. Pins 1.3–P1.7 are multiplexed to support alternative functions.	Bit programmable
2	General I/O port. Input/output mode or n-channel, opendrain output mode is software configurable. P2.0–P2.6 can withstand up to 5 V; P2.7 can withstand 10 V. Pull-up resistors can be assigned to P2.0–P2.6 (but not to P2.7) using the P2PUR register. Each port 2 pin has an alternative function.	Bit programmable
3	General 6-bit I/O port, configurable for digital input or n-channel, open-drain output. Pins can withstand up to 10V P3.0–P3.3 alternate as outputs for the 8-bit PWM circuits; P3.4 and P3.5 alternate as output pins for timer A and timer B, respectively.	Bit programmable



PORT DATA REGISTERS

Data registers for ports 0–3 have the structure shown in Figure 25. Table 13 gives you an overview of the port data register locations:

		_	·		
Register Name	Mnemonic	Decimal	Hex	Location	R/W
Port 0 data register	P0	224	E0H	Set 1, bank 0	R/W
Port 1 data register	P1	225	E1H	Set 1, bank 0	R/W
Port 2 data register	P2	226	E2H	Set 1, bank 0	R/W
Port 3 data register	P3	227	E3H	Set 1, bank 0	R/W

Table 13. Port Data Register Summary

NOTE

After a reset, the port 1 data register is cleared to '00H'. The other data registers are, however, set to 'FFH' to close n-channel, open-drain outputs. See Section 8, "RESET and Power-Down," for details.




Figure 24. Port Data Register Format



4-43 June 1996

PORT 0

Port 0 is a bit-programmable general I/O port. The lower byte (P0.0–P0.3) and the upper byte (P0.4–P0.7) are assigned different pin circuit types (see Section 1, "Product Overview"). Port 0 is accessed directly by writing or reading the port0 data register, P0 (E0H, set 1, bank 0).

A reset operation sets the P0 data register to 'FFH'. RESET also clears P0CONH and P0CONL to '00H', configuring the port 0 pins to n-channel, open-drain output

mode. The pin circuit assigned to the lower-byte pins can withstand 5-V loads; the upper-byte pins can withstand 10-V loads.

Each pin has an individually configurable input function: P0.0–P0.3 are multiplexed to serve as inputs for the A/D converter (ADC0 through ADC3, respectively). Whenever one of the lower-byte port 3 pins is set to ADC input mode, digital input at that pin is disabled.

You can alternatively use P0.4–P0.7 for external interrupt inputs

INT0-INT3, respectively. Interrupts can be enabled or disabled selectively, and they can be set to trigger the corresponding interrupt request on either rising or falling signal edges.

The port 0 pins are configured by bit-pair settings in the P0CONH and P0CONL registers. P0CONH controls I/O for the upper byte pins and the alternative external interrupt function. P0CONL controls I/O for the lower byte pins and the alternative A/D converter input function.




Figure 25. Port 0 High-Byte Control Register (P0CONH)






Figure 26. Port 0 Low-Byte Control Register, (P0CONL)

4-45 June 1996

PORT 1

Port 1 is a bit-programmable general I/O port. Port 1 is accessed directly by writing or reading the port 1 data register, P1 (E1H, set 1, bank 0). The upper byte (P1.4–P1.7) and the lower byte (P1.0–P1.3) are controlled by the P1CONH and P1CONL registers, respectively. P1CONH is located at E6H in set 1, bank 0 and P1CONL is located at E7H in set 1, bank 0.

A reset clears each control register to '00H', configuring the port 1 pins to input mode: to multiplexed input mode if an alternative function is assigned, or otherwise to normal input mode. You can also assign pull-up resistors to individual port 1 input pins, if required. Reset also clears the P1 data register value to '00H.'

Each port 1 pin has two output modes: push-pull or

normal/multiplexed output. Alternative input functions for the upper byte pins are H-sync and V-sync input for the OSD module (P1.4 and P1.5, respectively) and capture A (CAPA) input for P1.7. The single alternative output function for the lower byte is the OSD half-tone output (OSDHT) at P1.3.




Figure 27. Port 1 High-Byte Control Register (P1CONH)






Figure 28. Port 1 Low-Byte Control Register (P1CONL)

4-47 June 1996

PORT 2

Port 2 is a bit-programmable general I/O port. Port 2 is accessed directly by writing or reading the port 2 data register, P2 (E2H, set 1, bank 0). The upper byte (P2.4–P2.7) and the lower byte (P2.0–P2.3) are controlled by the P2CONH and P2CONL registers, respectively.

A reset clears the port 2 control registers to '00H', configuring the port 2 pins to n-channel, opendrain output mode. It also sets the P2 data register value to 'FFH', turning off the 'n' channel. P2.0—P2.6 are assigned the same circuit type which can withstand loads up to 5 V. A different circuit type is assigned to P2.7 which can withstand up to 10-volt loads.

You use P2CONH and P2CONL register settings to configure individual port 2 pins:

- The '01B' setting configures P2.0–P2.6 to push-pull output mode. This setting does not assign a push-pull circuit to P2.7, which remains configured to n-channel, open-drain output mode.
- The '10B' setting configures a port 2 pin to input mode. It sets the upper byte pins P2.4–P2.7 to normal input mode. The lower byte pins P2.2 and P2.3 are also set to normal input mode. P2.0 is, however, set to timer 0 capture mode (T0) and P2.1 to timer 0 clock input mode (T0CK).

The '11B' setting configure the alternative port 2 output function (timer 0 in interval or PWM mode, I²C-bus, PWM0, and PWM1). An exception is P2.1, for which '11B' is an invalid setting.

NOTE

P2.2/P2.3 and P2.4/P2.5 are pin pairs for the I²C-bus interface (SCL0/SDA0 and SCL1/SDA1, respectively). You can only select one pair at a time.

Using the pull-up resistor enable register, P2PUR, you can assign pull-ups to P2.0–P2.6 (but not to P2.7).




Figure 29. Port 2 High-Byte Control Register (P2CONH)






Figure 30. Port 2 Low-Byte Control Register (P2CONL)




Figure 31. Port 2 Pull-Up Resistor Enable Register (P2PUR)



4-49 June 1996

PORT 3

Port 3 is a bit-programmable general I/O port. Only six bits are used. Port 3 is accessed directly by writing or reading the port3 data register, P3 (E3H, set 1, bank 0).

A reset operation sets the P3 data register to 'FFH', turning off the n-

channels. RESET also clears P3CONH and P3CONL to '00H', configuring the port 3 pins to n-channel, open-drain output mode. The pin circuit assigned to the upper-byte and lower-byte pins can withstand 10-volt loads.

The port 3 pins are configured by bit-pair settings in the P3CONH and P3CONL registers. P3CONH

controls I/O for the two upper-byte pins, P3.4–P3.5, and the alternative TA and TB output functions. P3CONL controls I/O for the four lower-byte pins, P3.0–P3.3, and the alternative PWM2–PWM5 output functions.




Figure 32. Port 3 High-Byte Control Register (P3CONH)






Figure 33. Port 3 Low-Byte Control Register (P3CONL)



4-51 June 1996

PROGRAMMING TIP — Configuring I/O Port Pins to Specification

The following sample program shows you how to configure the KS88C3208/3216 I/O ports to specification. The following parameters are given for ports 0, 1, 2, and 3:

- Set P0.0 and P0.1 to open-drain output mode
- Set P0.2 and P0.3 to ADC input mode
- Set P0.4 and P0.5 to input mode with rising edge interrupts
- Set P0.6 and P0.7 to input mode with falling edge interrupts
- Set P1.0-P1.3 to push-pull output mode
- Set P1.4 to H-sync input mode
- Set P1.5 to V-sync input mode
- Set P1.6 to push-pull output mode
- Set P1.7 to CAPA input mode
- Set P2.0 and P2.1 to open-drain output mode
- Set P2.2–P2.5 to IIC-bus mode
- Set P2.6 to open-drain output mode
- Set P2.7 to PWM output mode
- Set P3.0–P3.5 to open-drain output mode

•			
SB0		;	Select bank 0
LD	P0CONH,#0FAH	;	P0.4, P0.5 ← Input mode; rising edge interrupts P0.6, P0.7 ← Input mode; falling edge interrupts
LD	P0CONL,#0F0H	,	P0.0, P0.1 ← Open-drain output mode P0.2, P0.3 ← ADC input mode
LD	P1CONH,#20H	,	P1.4 ← H-sync input mode P1.5 ← V-sync input mode P1.6 ← Push-pull output mode P1.7 ← CAPA input mode
LD	P1CONL,#0AAH	;	P1.0−P1.3 ← Push-pull output mode
LD	P2CONH,#0CFH	;	Configure P2.4 and P2.5 as IIC-bus lines P2.6 ← Open-drain output mode P2.7 ← PWM output mode
LD	P2CONL,#0F0H	,	P2.0, P2.1 ← Open-drain output mode Configure P2.2 and P2.3 as IIC-bus lines
LD LD •	P3CONH,#00H P3CONL,#00H		P3.4, P3.5 ← Open-drain output mode P3.0–P3.4 ← Open-drain output mode



PROGRAMMING TIP — Clearing Port 0 Interrupt Pending Bits

This sample program shows you how to clear the interrupt pending bits for port 0. The program parameters are as follows:

- Enable only interrupt level 1 (IRQ1) for P0.4–P0.7
- Set the interrupt priorities as P0.4 > P0.5 > P0.6 > P0.7

	ORG VECTOR VECTOR VECTOR VECTOR	0C0H EXT_INT_P04 EXT_INT_P05 EXT_INT_P06 EXT_INT_P07		
RESET	ORG DI SB0 LD LD CLR	0100H BTCON,#0AAH CLKCON,#98H SPL	· · · · · · · · · · · · · · · · · · ·	Disable all interrupts Select bank 0 Disable the watchdog timer Non-divided clock Stack pointer low byte ← "0" Stack area starts at 0FFH
	LD LD LD LD	IMR,#06H IPR,#11H P0CONH,#0FAH P0CONL,#0F0H		Enable IRQ1 and IRQ2 interrupts IRQ1 > IRQ2 P0.4, P0.5 ← Input mode; rising edge interrupts P0.6, P0.7 ← Input mode; falling edge interrupts P0.0, P0.1 ← Open-drain output mode P0.2, P0.3 ← ADC input mode
	SRP EI •	#0C0H	,	Set register pointer to 0C0H Enable interrupts
MAIN	NOP NOP • • • JP •	T,MAIN		

(Continued on next page)



4-53 June 1996

PROGRAMMING TIP — Clearing Port 0 Interrupt Pending Bits (Continued)

EXT_INT_P04:	PUSH PUSH PUSH •	PP RP0 RP1	,	P0.4 external interrupt service Save page pointer to stack Save register pointer 0 to stack Save register pointer 1 to stack
	POP POP POP IRET	RP1 RP0 PP	,	Restore register pointer 1 value Restore register pointer 0 value Restore page pointer value Return from interrupt service routine
EXT_INT_P05:	PUSH PUSH PUSH	PP RP0 RP1	;	P0.5 external interrupt service
	POP POP POP IRET	RP1 RP0 PP		
EXT_INT_P06:	PUSH PUSH PUSH	PP RP0 RP1	;	P0.6 external interrupt service
	POP POP POP IRET	RP1 RP0 PP		
EXT_INT_P07:	PUSH PUSH PUSH	PP RP0 RP1	;	P0.7 external interrupt service
	POP POP POP IRET	RP1 RP0 PP		



BASIC TIMER and TIMER 0

MODULE OVERVIEW

The KS88C3208/3216 microcontroller have two default timers: an 8-bit *basic timer (BT)* and one 8-bit general-purpose timer/counter, called *timer 0 (T0)*.

The basic timer (BT) has two alternative functions: 1) It can be used as a watchdog timer to provide an automatic reset mechanism in the event of a system malfunction, and 2) It can be used to signal the end of the required oscillation stabilization interval after a reset or a Stop mode release. The components of the basic timer are:

- Clock frequency divider (fosc divided by 4096, 1024, or 128) with multiplexer
- 8-bit basic counter, BTCNT (set 1, bank 0, FDH, readonly)
- Basic timer control register, BTCON (set 1, D3H, read/write)

Timer 0 (T0) has three operating modes, one of which is selected

by the appropriate T0CON register setting: interval timer output mode, PWM output mode, and capture input mode. Timer 0 has the following components:

- Clock frequency divider (f_{OSC} divided by 4096, 256, or 8) with multiplexer
- External clock input pin, T0CK
- 8-bit counter (T0CNT), 8-bit comparator, and 8-bit reference data register (T0DATA)
- I/O pin (P2.0/T0) for capture input or match output
- Timer 0 overflow interrupt (T0OVF) and match/capture interrupt (T0INT) generation
- Timer 0 control register, T0CON (set 1, D2H, read/write)

BASIC TIMER CONTROL REGISTER (BTCON)

The basic timer control register, BTCON, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watchdog timer function. It is located in set 1, address D3H, and is read/write addressable using Register addressing mode only.

A reset clears BTCON to '00H'. This enables the watchdog function and selects a basic timer clock frequency of f_{OSC}/4096. To disable the watchdog function, you must write the signature code '1010B' to the basic timer register control bits BTCON.7–BTCON.4.

The 8-bit basic timer counter, BTCNT (set 1, bank 0, FDH), can be cleared during normal operation by writing a "1" to BTCON.1. To clear the frequency dividers for both the basic timer input clock and the timer 0 clock (unless timer 0 is using an external clock source), you write a "1" to BTCON.0.



4-55 June 1996




Figure 34. Basic Timer Control Register (BTCON)



BASIC TIMER FUNCTION DESCRIPTION

Watchdog Timer Function

The BTOVF signal can be programmed to generate a reset by setting the BTCON.7—BTCON.4 bits to any value other than '1010B'. (The '1010B' value disables the watchdog function.) A reset clears the BTCON register to '00H', automatically enabling the watchdog timer function. A reset also selects the CPU clock (as determined by the CLKCON register setting) divided by 4096 as the BT clock.

With every overflow of the basic timer counter, a reset occurs. During normal operation, this overflow-generated reset should be prevented from occurring. To do this, the basic timer counter value must be cleared by software (write BTCON.1 to "1") in regular intervals.

If a system malfunction occurs due to circuit noise or some other error condition, the basic timer counter clear operation may not be executed and a basic timer overflow will occur, initiating a system reset. In other words, in normal operating condition the basic timer overflow loop (a bit 7 overflow of the 8-bit BT counter) is always broken by a clear counter instruction.

An application program can use the basic timer as a watchdog timer to trigger an automatic system reset in case a malfunction occurs.

Oscillation Stabilization Interval Timer Function

The basic timer determines the oscillation stabilization interval following a reset or after the release of Stop mode by an external interrupt. Whenever a reset or an external interrupt occurs during Stop mode, the oscillator begins operating. The basic timer value then starts increasing at the rate of fosc/4096 (in the case of a reset), or at the rate of the preset clock source (in the case of an external interrupt).

When bit 4 of the BT counter overflows, a signal is generated to indicate that the stabilization interval has elapsed. This allows the clock signal to be gated on to the CPU so that it can resume normal operation. In summary, the following events occur when Stop mode is released:

- During Stop mode a power-on reset or an external interrupt occurs to trigger the Stop mode release, and oscillation starts.
- If a power-on reset occurred, the basic timer counter will increase at the rate of fOSC/4096. If an external interrupt is used to release Stop mode, the basic timer value increased at the rate of the preset clock source.
- Clock oscillation stabilization interval begins and continues until bit 4 of the basic timer counter overflows.
- 4. When a bit 4 overflow of B TCNT occurs, normal CPU operation resumes.



4-57 June 1996

TIMER 0 CONTROL REGISTER (TOCON)

The timer 0 control register, T0CON, is used to select the timer 0 operating mode (interval timer, capture mode, or PWM mode) and input clock frequency, to clear the timer 0 counter, and to enable the T0 overflow interrupt and T0 match/capture interrupt. It also contains a pending bit for T0 match/capture interrupts. It is located in set 1, address D2H,

and is read/write addressable using Register addressing mode.

A reset clears T0CON to '00H'. This sets timer 0 to normal interval timer mode, selects an input clock frequency of f_{OSC} /4096, and disables the T0 overflow interrupt and match/capture interrupts. The T0 counter can be cleared at any time during normal operation by writing a "1" to T0CON.3.

The T0 overflow interrupt, T0INT, is IRQ0 with vector FAH. When a T0 overflow interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware. To enable the T0 match/capture interrupt (T0INT, IRQ0, vector FCH), you must set T0CON.1 to "1". The interrupt service routine must clear the pending condition by writing a "0" to the T0 interrupt pending bit, T0CON.0.




Figure 35. Timer 0 Control Register (T0CON)



TIMER 0 FUNCTION DESCRIPTION

T0 Interrupts (IRQ0, Vectors FAH and FCH)

The T0 module can generate two interrupts: the timer 0 overflow interrupt (T0OVF), and the timer 0 match/capture interrupt (T0INT). T0OVF is interrupt level IRQ0, vector FAH; T0INT is also level IRQ0, but has a different vector address: FCH. The T0OVF interrupt pending condition is automatically cleared by hardware

when it has been serviced. The TOINT pending condition must be cleared by software by writing a "0" to the TOCON.0 pending bit.

Interval Timer Mode

In interval timer mode, a match signal is generated when the counter value is identical to the value written to the T0 reference data register, T0DATA. The match signal generates a T0 match

interrupt (T0INT, vector FCH) and then clears the counter. If, for example, you write the value '10H' to T0DATA, the counter will increment until it reaches '10H'. At this point, the T0 interrupt request is generated, the counter value is reset and counting resumes. With each match, the level of the signal at the T0 output pin is inverted. (See Figure 37.)




Figure 36. Timer 0 Function Diagram (Interval Timer Mode)



4-59 June 1996

Pulse Width Modulation Mode

Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the T0 pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the T0 data register. In PWM

mode, however, the match signal does not clear the counter (it runs continuously, overflowing at 'FFH', and continuing incrementing from '00H').

Although it is possible to use the match signal to generate a T0INT interrupt, an interrupt is typically not used in PWM-type

applications. Instead, the pulse at the T0 pin is held to Low level as long as the reference data value is *less than or equal to* the counter value; the pulse is then held to High level for as long as the data value is *greater than* the counter value. One pulse width is equal to $t_{CLK} \times 256$. (See Figure 38).




Figure 37. Timer 0 Function Diagram (PWM Mode)



Capture Mode

In capture mode, a signal edge that is detected tat the T0 pin opens a gate and loads the current counter value into the T0 data register. Rising edges or

falling edges can be selected to trigger this operation. Both kinds of T0 interrupts can be used in capture mode: T0OVF is generated when a counter overflow occurs, and T0INT is generated when the counter value

is loaded into the data register. By reading the captured data value in T0DATA, and assuming a specific value for t_{CLK} , you can determine the pulse width (duration) of the signal being input at the T0 pin. (See Figure 39).




Figure 38. Timer 0 Function Diagram (Capture Mode)

4-61 June 1996




Figure 39. Basic Timer and Timer 0 Block Diagram



${}^{\hspace{-.1cm}\text{\tiny{LS}}\hspace{-.1cm}\text{\tiny{PROGRAMMING TIP}}}$ PROGRAMMING TIP — Configuring the Basic Timer

This example shows how to configure the basic timer to sample specifications:

	ORG	0100H		
RESET	DI SB0 LD LD CLR CLR	BTCON,#0AAH CLKCON,#98H SYM SPL		Disable all interrupts Select bank 0 Disable the watchdog timer Non-divided clock Disable global and fast interrupts Stack pointer low byte ← "0" Stack area starts at 0FFH
	SRP EI •	#0C0H	,	Set register pointer ← 0C0H Enable interrupts
MAIN	NOP NOP •	BTCON,#52H	;	Enable the watchdog timer Basic timer clock: f _{OSC} /4096 Clear basic timer counter
	JP •	T,MAIN		

4-63 June 1996

PROGRAMMING TIP — Configuring Timer 0

This sample program sets timer 0 to interval timer mode, sets the frequency of the oscillator clock, and determines the execution sequence which follows a timer 0 interrupt. The program givens are as follows:

- Timer 0 is used in interval mode; the timer interval is set to 4 milliseconds
- Oscillation frequency is 6 MHz
- General register 60H (page 0) ← 60H + 61H + 62H + 63H + 64H (page 0) is executed after a timer 0 interrupt

	ORG VECTOR ORG VECTOR ORG	0FAH T0OVER 0FCH T0INT 0100H	; Timer 0 overflow interrupt ; Timer 0 interrupt (match/capture)
RESET	DI SB0 LD LD CLR CLR	BTCON,#0AAH CLKCON,#98H SYM SPL	 Disable all interrupts Select bank 0 Disable the watchdog timer Non-divided clock Disable global and fast interrupts Stack pointer low byte ← "0" Stack area starts at 0FFH
	LD	T0CON,#42H T0DATA,#5DH	; 01000010B ; Input clock is f _{OSC} /256 ; Interval timer mode ; Enable the timer 0 interrupt ; Disable the timer 0 overflow interrupt ; Set timer interval to 4 milliseconds ; (6 MHz/256) ÷ (93 + 1) = 0.25 KHz (4 ms)
	SRP EI •	#0C0H	; Set register pointer ← 0C0H ; Enable interrupts
TOINT	PUSH PUSH SB0 LD SRP0 INC ADD ADC ADC JR BITS	PP RP0 PP,#00H #60H R0 R2,R0 R3,R2 R4,R0 R0,#32H ult,NO_200MS_SET R1.2	; Save page pointer to the stack ; Save RP0 to stack ; Select bank 0 ; Page pointer ← 00H (select page 0) ; RP0 ← 60H ; R0 ← R0 + 1 ; R2 ← R2 + R0 ; R3 ← R3 + R2 + Carry ; R4 ← R4 + R0 + Carry ; 50 × 4 = 200 ms ; Bit setting (61.2H)

(Continued on next page)



PROGRAMMING TIP — Configuring Timer 0 (Continued)

NO_200MS_SET:

T0CON,#42H LD

Clear pending bitRestore register pointer 0 valueRestore page pointer value POP RP0 PP POP

T0OVER IRET ; Return from interrupt service routine



4-65 June 1996

PWM and CAPTURE

PWM/CAPTURE MODULE

The KS88C3208/3216 microcontroller have two 14-bit PWM circuits and four 8-bit PWM circuits. The 14-bit circuits are called PWM0 and PWM1; the 8-bit circuits are PWM2–PWM5. The operation of all PWM circuits is controlled by a single control register, PWMCON. PWMCON also contains a 2-bit prescaler for adjusting the PWM frequency (cycle).

The capture function, called capture A, is integrated in this block. Using PWMCON settings, you can enable the capture A interrupt and select the desired triggering edge for data capture on the CAPA input pin.

The PWM counter is a 16-bit incrementing counter. It is used by both the 8-bit and 14-bit PWM

circuits. To start the counter and enable the PWM circuits, you set PWMCON.5 to "1". If the counter is stopped, it retains its current count value; when re-started, it resumes counting from the retained count value.

A 2-bit prescaler controls the clock input frequency to the PWM counter. By modifying the prescaler value, you can divide the input clock by one (non-divided), two, three, or four. The prescaler output is the clock frequency of the PWM counter.

The PWM counter overflows when it reaches 'FFFFH', and then continues counting from zero. If the PWM counter overflow interrupt is enabled, an IRQ3 interrupt is generated. The enable bit for this interrupt is PWMCON.4.

PWM CONTROL REGISTER (PWMCON)

The control register for the PWM module, PWMCON, is located at register address F8H in set 1, bank 0. PWMCON is used for both the 8-bit and the 14-bit PWM modules. Bit settings in the PWMCON register control the following functions:

- 2-bit prescaler for scaling the PWM counter clock
- PWM counter stop/start (or resume) operation
- PWM counter overflow interrupt enable
- Capture A interrupt enable and capture A edge selection

A reset clears all PWMCON bits to logic zero, disabling the entire PWM module.




Figure 40. PWM Control Register (PWMCON)



PWM2-PWM5

The KS88C3208/3216 microcontroller have four 8-bit PWM circuits, called PWM2–PWM5. These 8-bit circuits have the following components:

- 16-bit counter with 2-bit prescaler
- 8-bit comparators
- 8-bit PWM data registers (PWM0–PWM5)
- PWM output pins (PWM2– PWM5)

The PWM2–PWM5 circuits are controlled by the PWMCON register (F8H, set 1, bank 0).




Figure 41. Block Diagram for PWM2-PWM5



4-67 June 1996

PWM2-PWM5 FUNCTION DESCRIPTION

All four 8-bit PWM circuits function identically: Each has its own 8-bit data register and 8-bit comparator. Each circuit compares a unique data register value to the lower 8-bit value of the 16-bit PWM counter.

The PWM2–PWM5 data registers are located in set 1, bank 1, at locations F8H–FBH, respectively. These data registers are read/write addressable. By loading specific values into the respective data registers, you can modulate the pulse width at the corresponding PWM output pins, PWM2–PWM5.

The level at the output pins toggles High and Low at a frequency equal to the counter

clock, divided by 256 (2⁸). The duty cycle of the PWM0 and PWM1 pins ranges from 0% to 99.6%, based on the corresponding data register values.

To determine the PWM output duty cycle, its 8-bit comparator sends the output level High when the data register value is greater than the lower 8-bit count value. The output level is Low when the data register value is less than or equal to the lower 8-bit count value. The output level at the PWM2-PWM5 pins remains at Low level for the first 256 counter clocks. Then, each PWM waveform is repeated continuously, at the same frequency and duty cycle, until one of three events occurs:

The counter is stopped

- The counter clock frequency is changed
- A new value is written to the PWM data register

STAGGERED PWM OUTPUTS

The PWM2-PWM5 outputs are staggered in order to reduce the overall noise level on the pulse width modulation circuits. If you load the same value to the PWM2-PWM5 data registers, a match condition (data register value is equal to the lower 8-bit count value) will occur on the same clock cycle for all four 8-bit PWM circuits. The PWM3 output is delayed by one-half of a counter clock, PWM4 by one-half of a counter clock, PWM5 onehalf of a counter clock, and so on for subsequent clock cycles (see Figure 44).




Figure 42. PWM Waveforms for PWM2-PWM5






Figure 43. PWM Clock to PWM2-PWM5 Output Delays

4-69 June 1996

PWM0 and PWM1

In addition to the four 8-bit PWM circuits, the KS88C3208/3216 pulse width modulation (PWM) module has two 14-bit PWM circuits, called PWM0 and PWM1. The 14-bit PWM circuits have the following components:

- 16-bit counter with 2-bit prescaler (an 8-bit counter with 6-bit extension is used for 14-bit output resolution)
- 8-bit comparator and extension cycle circuit
- 8-bit reference data registers (PWM0, PWM1)
- 6-bit extension data registers (PWM0EX, PWM1EX)
- PWM output pins (PWM0, PWM1)

The PWM0 and PWM1 circuits are enabled by the PWMCON register (F8H, set 1, bank 0).

PWM COUNTER

The PWM counter is a 16-bit incrementing counter comprised of a lower byte counter and an upper byte counter. The same 16-bit counter is used by all four PWM circuits (that is, by 8-bit and 14-bit circuits).

To determine the PWM module's base operating frequency, the lower byte counter is compared to the PWM data register value. In order to achieve higher resolutions, the lower six bits of the upper byte counter can be used to modulate the "stretch" cycle. To control the "stretching" of the PWM output duty cycle at specific intervals, the 6-bit extended counter value is compared with the 6-bit value (bits 2–7) that you write to the module's extension register.

PWM DATA AND EXTENSION REGISTERS

Two PWM (duty) data registers, located in set 1, bank 0, determine the output value generated by each 14-bit PWM circuit. These registers, PWM0 and PWM1 are read/write addressable...

- 8-bit data registers PWM0 (F4H) and PWM1 (F6H)
- 8-bit extension registers
 PWM0EX (F5H) and
 PWM1EX (F7H), of which only bits 2–7 are used

To program the required PWM output, you load the appropriate initialization values into the 8-bit data registers (PWM0, PWM1)

and the 6-bit extension registers (PWM0EX, PWM1EX). To start the PWM counter, or to resume counting, you set PWMCON.5 to "1".

A reset operation disables all PWM output. The current counter value is retained when the counter stops. When the counter starts, counting resumes at the retained value.

PWM CLOCK RATE

The timing characteristics of both 14-bit output channels are identical, and are based on the maximum 8-MHz CPU clock frequency. The 2-bit prescaler value in the PWMCON register determines the frequency of the counter clock: You can set PWMCON.6 and PWMCON.7 to divide the CPU clock frequency by one (non-divided), two, three, or four.

Because the maximum CPU clock rate for the KS88C3208/3216 microcontroller is 8 MHz, the maximum base PWM frequency is 31.25kHz (8MHz divided by 256). This assumes a non-divided CPU clock.

Table 14.	PWM0 and PWM	1 Control and	Data Registers
-----------	--------------	---------------	----------------

Register Name	Mnemonic	Address (Set 1, Bank 0)	Function
PWM0 data registers	PWM0	F4H	8-bit PWM0 basic cycle frame value
	PWM0EX	F5H	6-bit extension ("stretch") value
PWM1 data registers	PWM1	F6H	8-bit PWM1 basic cycle frame value
	PWM1EX	F7H	6-bit extension ("stretch") value
PWM control register	PWMCON	F8H	PWM0/1 counter stop/start (resume), and 2-bit prescaler for CPU clock; also contains capture A control settings



PWM0/PWM1 FUNCTION DESCRIPTION

The PWM output signal toggles to Low level whenever the lower 8-bit counter matches the reference value stored in the module's data register (PWM0 or PWM1). If the value in the PWM data register is not zero, an overflow of the lower counter causes the PWM output to toggle to High level. In this way, the reference value written to the data register determines the module's base duty cycle.

The value in the 6-bit extension counter (the lower six bits of the

upper counter) is compared with the extension settings in the 6-bit extension data register (PWM0EX, PWM1EX). This 6-bit extension counter value (bits 2-6), together with extension logic and the PWM module's extension register, is then used to "stretch" the duty cycle of the PWM output. The "stretch" value is one extra clock period at specific intervals, or cycles (see Table15).

If, for example, the value in the extension register is '1', the 32nd cycle will be one pulse longer than the other 63 cycles. If the base duty cycle is 50%, the duty of the

32nd cycle will therefore be "stretched" to approximately 51% duty. For example, if you write 80H to the extension register, all odd-numbered pulses will be one cycle longer. If you write FCH to the extension register, all pulses will be stretched by one cycle except the 64th pulse. PWM output goes to an output buffer and then to the corresponding PWM0 or PWM1 output pin. In this way, you can obtain high output resolution at high frequencies.

Table 15. PWM Output "Stretch" Values for Extension Registers PWM0EX and PWM1EX

PWM0/1EX Bit	"Stretched" Cycle Number	
7	32	
6	16,48	
5	8, 24, 40, 56	
4	4, 12, 20, , 44, 52, 60	
3	2, 6, 10, 14, , 50, 54, 58, 62	
2	1, 3, 5, 7, 9, , 55, 57, 59, 61, 63	
1	Not used	
0	Not used	



4–71 June 1996




Figure 44. Block Diagram for PWM0 and PWM1



PROGRAMMING TIP — Programming PWM0 to Sample Specifications

This example shows how to program the 14-bit pulse-width modulation module, PWM0. In this case, the PWM1 module is disabled. (The procedure for programming the PWM1 module is identical.) The program parameters are as follows:

- The oscillation frequency of the main crystal is 6 MHz
- PWM0 data is in working register R0
- PWM0EX (PWM0 extension value) is in working register R1, bits 2–7

The program performs the following operations:

- 1. Set the PWM0 frequency to 23.437 kHz
- 2. If R3.0 = "1", then PWM \leftarrow PWM + 12H (If an overflow occurs from R0, then R0 \leftarrow 0FFH and R1 \leftarrow 0FCH.)
- 3. If R3.0 = "0", then PWM \leftarrow PWM 11H (If an underflow occurs from R0, then R0 \leftarrow 00H and R1 \leftarrow 00H.)




Figure 45. Decision Flowchart for PWM0 Programming Tip



4–73 June 1996

PROGRAMMING TIP — Programming PWM0 to Sample Specifications (Continued)

•

LD PWMCON,#20H ; PS \leftarrow 0 (Select 23.437-kHz PWM frequency)

; Enable the PWM counter

•

•

BTJRF $pwm0_dec,R3.0$; If R3.0 = "0", then jump to $pwm0_dec$

pwm0_inc:

ADD R1,#48H ; If R3.0 = "1", then add 48H to the PWM data

JR NC,pwm0_data_end ; If no carry, go to pwm0_data_end

INC R0 ; R0 \leftarrow R0 + 1

JR NZ,pwm0_data_end ; If no overflow, jump to pwm0_data_end for update

LD R0,#0FFH ; If overflow, set 0FFH to R0

LD R1,#0FCH ; Set 0FCH to R1

JR T,pwm0_data_end ; Jump to pwm0_data_end unconditionally

pwm0_dec:

SUB R1,#44H ; R3.0 = "0", so subtract 44H from PWM data

JP NC,pwm0_data_end ; If no borrow, jump to pwm0_data_end for update

SUB R0,#01H ; Decrement R0 (R0 \leftarrow R0 - 1)

JR NC,pwm0_data_end ; If no borrow, jump to pwm0_data_end CLR R0 ; Clear data R0

CLR R1 , Clear data R0 CLR R1 ; Clear data R1

pwm0_data_end:

LD PWM0EX,R1 ; Load new value to PWM0EX (bits 2–7)

LD PWM0,R0 ; Load new value to PWM0

.

_



CAPTURE UNIT

An 8-bit capture unit is integrated in the PWM module. The capture unit detects incoming signal edges and can be used to measure the pulse width of the incoming signals. PWMCON register settings control the capture unit, which has the following components:

- 8-bit capture data register (CAPA)
- Capture input pin (P1.7/CAPA)
- 8-bit capture interrupt (IRQ3, vector 02H)

The capture unit captures the upper 8-bit value of the 16-bit counter when a signal edge transition is detected at the CAPA pin. The captured value is then dumped into the capture A data register, also called CAPA, where it can be read.

Using PWMCON.0 and PWMCON.1 settings, you can set edge detection at the CAPA pin for rising edges, falling edges, or for both signal edge types.

You can also use signal edges at the CAPA pin to generate an interrupt. PWMCON.3 is the capture A interrupt enable bit. The capture interrupt is level 3 (IRQ3) and its vector address is 02H. Level IRQ3 has two interrupts: the PWM counter overflow interrupt (vector 00H) and the capture A interrupt (vector 02H). The PWM counter overflow interrupt has higher priority in the interrupt structure.


Using the capture A interrupt, you can read the contents of the CAPA data register from edge to edge and use the values to calculate the elapsed time between pulses.

4–75 June 1996

PROGRAMMING TIP — Programming the Capture Module to Sample Specifications

This example shows you how to program the KS88C3208/3216 capture A module. The sample parameters are as follows:

- The main oscillator frequency is 6 MHz
- Timer A interrupt occurs every 2 ms
- The following waveform is currently being input at the capture (CAP) pin:



— The following registers are assigned for program values:

Register 70H LDR ; First captured count value
Register 71H ; Second captured count value
Register 72H ; Third capture count value

Register 73H DWNCNT ; Down-counter; decremented by 1 with each timer A interrupt

Register 74H CAPCNT ; Capture counter

Register 77H FLAG ; Flags



Here is some additional information about the sample program:

- 1. If 4.35 ms < t_H, t_L < 4.6 ms, then set bit zero (LDR) in register 77H; otherwise clear the zero bit (LDR) in register 77H.
- 2. If the interval between two rising signal edges (capture trigger) is > 30 ms, disregard the capture setting.

Figures 47 and 48 show decision flowcharts for the sample program.




Figure 46. Decision Flowchart (Main Routine and Timer A Interrupt)



4–77 June 1996




Figure 47. Decision Flowchart for Capture A Interrupt



PROGRAMMING TIP — Programming the Capture Module to Sample Specifications (Continued)

	•			
LDR DWNCNT CAPCNT FLAG	EQU EQU EQU EQU	0 3 4 7		
	CLR LD LD	PP P1CONH,#00H TACON,#54H	,	Select page 0 Set P1.7 to capture input mode PS ← 5, interval mode Enable timer A interrupt
	LD •	TADATA,#01H	;	2-ms interval (6 MHz /1000 \div 6 \div 2 = 0.5 kHz = 2 ms)
exec_main: MAIN:	SRP0 CP JP BITR LD	#70H RDWNCNT,#00H NE,MAIN R7.FLAG PWMCON,#0AH	,	RP0 ← 70H Down-counter = "0"? If not zero, then jump to MAIN Clear the 'FLAG' Enable capture A interrupt Trigger interrupt on rising edges Other job
	JP •	T,exec_main	;	For looping
TAINT	PUSH PUSH SRP0 CP JP DEC	PP RP0 #70H RDWNCNT,#00H EQ,ta_exec RDWNCNT		Save page pointer Save register pointer 0 RP0 ← 70H R3 (down-counter) = "0"? If not zero, then decrement R3 by 1
ta_exec:	POP POP IRET	RP0 PP	. , , , , , , , , , , , , , , , , , , ,	Restore register pointer 0 Restore page pointer Return from timer A interrupt service routine

(Continued on next page)



4–79 June 1996

PROGRAMMING TIP — Programming the Capture Module to Sample Specifications (Continued)

CAPINT	PUSH PUSH SRP0 INC BTJRT BITS CLR LD LD	PP RP0 #70H RCAPCNT cap_one,R7.FLAG R7.FLAG RCAPCNT RDWNCNT,#0FH R0,CAPA PWMCON,#0BH	; Save the page pointer to stack ; Save register pointer 0 to stack ; RP0 ← 70H ; Increment the capture counter ; R7.FLAG ← "1", then jump to cap_one ; Set R7.FLAG ; Clear capture counter ; Down-counter ← 15 (for counting 30 ms) ; R0 ← 1st captured count value ; CAPA = 0F9H, page 0 ; Enable capture interrupt ; Trigger interrupt on both rising and falling edges
cap_end	POP POP IRET	RP0 PP	Restore the register pointer 0 value Restore the page pointer value Restore the page pointer value
cap_one	CP	RCAPCNT,#01H	; CAPCNT = #01H?
	JP LD JR	NE,cap_con2 R1,CAPA T,cap_end	; ; R1 ← 2nd captured count value ;
cap_con2	CP JP	RCAPCNT,#02H EQ,cap_con3	; CAPCNT = #02H?
cap_con4 cap_con5	BITR LD JR	R7.LDR PWMCON,#00H T,cap_end	; Clear the LDR bit in R7 ; Disable the capture module ;
cap_con3	LD SUB SUB CP	R2,CAPA R2,R1 R1,R0 R1,#24H	; R2 ← 3rd capture count value ; R2 ← (3rd capture value – 2nd capture value) ; R1 ← (2nd capture value – 1st capture value) ; 24H = 4.6 ms
	JP CB	UGT,cap_con4	; If High signal period > 4.6 ms, then go to cap_con4
	CP JP	R2,#24H UGT,cap_con4	; If Low signal period > 4.6 ms, then go to cap_con4
	CP	R1,#22H	; 22H = 4.35 ms
	JP CP	ULT,cap_con4	; If High signal period < 4.35 ms, then go to cap_con4
	JP	R2,#22H ULT,cap_con4	; If Low signal period < 4.35 ms, then go to cap_con4
	BITS JP •	R7.LDR T,cap_con5	; Set bit 'LDR' ; Jump to cap_con5 unconditionally



ON-SCREEN DISPLAY (OSD)

OVERVIEW

The on-screen display (OSD) module displays channel number, the time, and other information on a display screen. The OSD character display module has 240 locations and supports a set of 128 characters. (Two characters are reserved: 00H for the blank function and 7FH for the test pattern.) There are eight display colors.

PATTERN GENERATION SOFTWARE

For application development using the KS88C3208/3216 microcontroller, Samsung provides OSD pattern generation software (filename **CGROM1.EXE**). You can customize standard OSD patterns contained in this file.

INTERNAL OSD CLOCK

Red-green-blue (RGB) color outputs, as well as display rates and positions, are determined by the clock signal, DOT_CLK. This signal is generated by the L-C oscillator and is scaled by the dot and column counter. DOT_CLK equals the OSD oscillator clock divided by the clock divider value. The clock divider value is set by the horizontal character size settings in the CHACON register.

The rate at which each new display line is generated is determined by H-sync input. The

rate at which each new frame (screen) is generated is determined by V-sync input. The recommended L-C clock frequency is 6.5 MHz.

OSD VIDEO RAM

The OSD video RAM contains 240 word lines. Each line is 11 bits long. Of these 11 bits, seven are character display codes (bits 0–6). Bit 7 is the character halftone or character background color display control bit and bits 8–10 are used to determine the red, green, and blue components of the character color.

Table 16. OSD Function Block Summary

OSD Function Block	Function Description
Video RAM	Located in register page 1, the video RAM contains 240 "word" lines. Each line is 11bits long. Each 11-bit RAM address stores a 7-bit character code, a character halftone or character background color display control bit, and a 3-bit color code. Video RAM locations can be read or written: 00H–BFH can be accessed using any addressing mode; C0H–EFH can be accessed using Indirect Register or Indexed addressing mode only.
Character ROM	The character ROM contains an 18 -dot \times 12 -dot matrix data for 128 characters. It is synchronized with the internal dot clock. The ROM outputs the dot matrix data for each character. The function of two characters is pre-determined: $00H$ is used for blank (no-display) data and $7FH$ is used for a factory test pattern.
Output control logic	Output control logic receives input from the CG ROM1, OSD control registers, and fade control circuits. It then decides what to display on the screen and what color the display should be. On the basis of truth table calculations, the final OSD signals (blue, green, red, and blank) are output from the OSD block at pins 22–25.



4–81 June 1996




Figure 48. On-Screen Display Function Block Diagram






Figure 49. On-Screen Display Video RAM Data Organization



4–83 June 1996

OSD CONTRO OVERVIEW	OL REGISTER		row spacing control register	refer to Section 4, "Control Registers."	
	registers are used cific functions of the play module:	CLMCON Column display position and inter- column spacing control register	DISPLAY CONTROL REGISTER (DSPCON)		
There are seven control registers for OSD functions and one color buffer register:		COLCON	Background color control register	Settings in the display control register, DSPCON (F5H, set 1, bank 1), are used to enable and	
		HTCON	Halftone signal control register	disable the on-screen display, to control the fringe function, to	
DSPCON	Display control register	COLBUF	Character color buffer register	select halftone or background color for character displays,	
CHACON	Character size and fade control register		rs are described in ithin the context of	choose the polarity for H-sync and V-sync signal synchronization, and to select double-size	
FADECON	Fade control register	the OSD hard		character display for a row:	
ROWCON Row display reference		reference des	ference descriptions of the		




Figure 50. OSD Display Control Register (DSPCON)



OSD Enable/Disable

The DSPCON.0 setting enables or disables the on-screen display module. To enable the OSD (turn L-C oscillation on), set DSPCON.0 to "1"; to disable OSD (turn L-C oscillation off), clear DSPCON.0 to "0". When you do not use the display module, we recommend that you keep DSPCON.0 cleared to "0" in order to reduce possible noise generation by the L-C oscillator.

OSD Fringe Function

DSPCON.1 enables or disables the fringe area display. Fringe (black color only) is added to the bottom and right-hand sides of the displayed character (see Figure 52). The fringe gives a shadow effect to the character in order to enhance readability.

H-Sync and V-Sync Polarity Selection

DSPCON.3 selects the triggering edge of H-sync and V-sync inputs to the OSD block. Incoming sync pulses enter a polarity option circuit that is controlled by the SYNC bit. If DSPCON.3 = "0", rising edges are selected; if it is "1", falling edges are selected.

Character Halftone or Character Background Color Selection

DSPCON.2 lets you select a halftone or background color display for individual characters.

(Which characters are displayed as halftones, or with character background color, depends on the bit 7 settings in the character video RAM data.) When DSPCON.2 = "0", the character background color option is selected; when DSPCON.2 = "1", the character halftone function is selected.

Double-Size Character Row Display Function

You can select any one of the ten rows (0–9) for double-size character display. To do this, you set DSPCON.4–DSPCON.7 to the value that corresponds to the row you want displayed in double-size characters.




Figure 51. OSD Fringe Display Function



4–85 June 1996

CHARACTER SIZE CONTROL REGISTER (CHACON)

Using the character size control register, CHACON, you can specify four different standard character sizes in both vertical and horizontal directions. You also use the CHACON register to select rows (0–9) for the character fade function (see Figure 53).

Vertical character size is defined by bits 6 and 7 of the CHACON register; horizontal direction is defined by bits 4 and 5. There are four basic character size settings: ×1, ×2, ×3, and ×4. Size '×1' is the smallest size and '×4' is the largest. For example, to display a '×1' (horizontal) by '×1' (vertical) size character, you would clear CHACON.4—CHACON.7 to "0". To display a 'x4' by 'x4' size character, you would set bits 4–7 to '1111B'.

You can also combine different vertical and horizontal size selections to produce flattened or elongated characters (see Figure 54).




Figure 52. OSD Character Size Control Register (CHACON)






Figure 53. OSD Character Sizing Dimensions

4–87 June 1996

FADE-IN AND FADE-OUT CONTROL REGISTER (FADECON)

The OSD block lets you program fade-in and fade-out displays. A fade-in display is one in which a character matrix is displayed incrementally until the complete character has "appeared." A fade-out display shows the complete character matrix first and then decrements the matrix line-by-line until the character "disappears" from the display field.

The address of the character display (and the specific line) to be faded-in or faded-out is selected by writing bit values into the CHACON and FADECON registers. Bits 3–0 in the CHACON register specify the 4-bit video RAM address of one of the ten rows (0-9) of the fade display. Bits 0–4 in the FADECON register specify the 5-bit line address (0–17) within the selected row.

Fade direction is controlled by FADECON.5. There are two

choices of fade direction: before (FADECON.5 = "0") and after (FADECON.5 = "1"). When you select *fade before*, the character matrix is faded starting with line 0. When you select *fade after*, the matrix is faded starting with line 17. (The line 17 start position is only a suggestion, however, as the fade interval is assignable by software.) To enable the fade function, you set FADECON.6 to "1". (FADECON.7 is not used).

NOTE

To avoid confusion in determining fade row and line addresses in the CHACON and FADECON registers, please note that *line* is a horizontal value that encompasses the entire character display field while *row* is a horizontal value for the character display matrix.




Figure 54. OSD Fade Control Register (FADECON)






Figure 55. Line and Row Addressing Conventions

4–89 June 1996




Figure 56. OSD Fade Function Example: Fade After






Figure 57. OSD Fade Function Example: Fade Before



4–91 June 1996

DISPLAY POSITION CONTROL

The on-screen display has 240 character display positions. There are 24 horizontal columns and 10 vertical rows. Positions can be numbered sequentially from 0–239 (decimal) or from 0–EF (hexadecimal), as shown in Figures 59 and 60. To control display position, you adjust the top and left margins and the inter-column and inter-row spacing between characters on the screen.




Figure 58. 240-Byte On-Screen Character Display Map (Decimal)




Figure 59. 240-Byte On-Screen Character Display Map (Hexadecimal)

June 1996 4–92 ELECTRONICS

ROW CONTROL REGISTER (ROWCON)

The row control register, ROWCON, controls the top margin and inter-row spacing. *Top margin* is the distance (in H-sync pulses) of the top row of a character display from the top edge of its display frame. *Inter-row spacing* is the distance (in H-sync pulses) between two rows of displayed characters. The inter-row spacing value you select is applied equally to all rows in the display.




Figure 60. OSD Row Control Register (ROWCON)

COLUMN CONTROL REGISTER (CLMCON)

The column control register, CLMCON, controls the left margin and inter-column spacing. *Left margin* is the distance of the character display from the left edge of the display frame. *Inter-column spacing* is the distance (0–7 dots) of space separating the characters displayed in a row. The inter-column spacing value that you select is applied equally to all columns in the display.




Figure 61. OSD Column Control Register (CLMCON)



4–93 June 1996




Figure 62. OSD Display Formatting and Spacing Conventions

Calculating Row and Column Spacing

Inter-row spacing and intercolumn spacing are controlled by the ROWCON and CLMCON registers. You can select from zero to seven dots of spacing.

For inter-row spacing, the desired spacing value (0–7) is written to bits 0–2 of the ROWCON register. For inter-column spacing, the desired spacing value (0–7) is written to bits 0–2 of the CLMCON register.

Calculating Margin Settings

By writing a value to ROWCON.3–ROWCON.7, you set the top margin at $4 \times$ the top margin dot value (TMG). Because TMG is a 5-bit value, you can select any dot value in the range 0–31.

By writing a value to CLMCON.3—CLMCON.7, you set the left

margin at $12 + 4 \times$ the left margin dot value (LMG). Because LMG is a 5-bit value, you can select any dot value in the range 0–31. The zero position for the left margin is always 12 dots.

- Top margin = 4 × (top margin register value) H
- Left margin = 12 + 4 × (left margin register value) dot clock
- Inter-column space = (Register value) dot clock
- Inter-row space = (Register value) H

CHARACTER COLOR CONTROL REGISTER (COLBUF)

The color of the character matrix display is controlled by manipulating a 3-bit value in the OSD video RAM. You can modify the character color selection bits

only by addressing the OSD color buffer register, COLBUF (F7H, set1, bank1). The color selection bits are COLBUF.2 (red), COLBUF.1 (green), and COLBUF.0 (blue). These three bits comprise the RGB value (bits 8, 9, and 10)of the character data stored in the video RAM.

When programming the display RAM values for a character display, you must first load a 3-bit color value into the color buffer. This color setting is automatically appended to each 7-bit character code as it is written to the OSD RAM addresses. If only one COLBUF value is loaded, all characters in the screen display will, of course, be the same color. To change the display color of successive characters, modify the COLBUF value before you load the address data for a specific row and column into the video RAM.

SAMSUNG




Figure 63. OSD Character Color Buffer Register (COLBUF)

BACKGROUND COLOR CONTROL

The background color control register, COLCON, lets you select background colors for both the display frame and for characters:

- Frame background is the fullscreen display field upon which the character display is imposed.
- Character background is a color field that surrounds the individual character. To enhance readability, the background is usually a color that contrasts or highlights the characters in a pleasing manner.

BACKGROUND COLOR CONTROL REGISTER (COLCON)

Bit 7 in the COLCON register enables the frame background color display. Bit 3 in the COLCON register enables the character background color display. Bits 6–4 color control bits control the RGB color output for the frame background, respectively, and bits 2–0 control the RGB color output for the character background.

The RGB setting for red is '100B', green is '010B', and blue is '001B'. These three primary colors can also be combined by modifying

COLCON bit settings to produce other colors. You can, for example, display a yellow character background color by setting the character color selection bits to '110B'. This setting combines the red and green colors to produce yellow.

To produce a white character or frame background, you would set all of the corresponding color selection bits to "1". To produce a black background, you would set all of the the color selection bits bits to "0". When COLCON.7 or COLCON.3 are "0", the background display is disabled and no color appears.



4–95 June 1996




Figure 64. Background Color Display Conventions




Figure 65. OSD Background Color Control Register (COLCON)



HALFTONE SIGNAL CONTROL REGISTER (HTCON)

The halftone function lets you output halftone control signals to peripherals such as a chroma-IC. You can select halftone output for character periods (as selected by bit 7 in the video RAM) or for frame periods (regardless of the bit 7 setting). The halftone signal control register, HTCON, has the following functions:

- Halftone option selection (character or frame)
- Halftone display enable/disable
- V-sync interrupt enable and pending control
- Polarity selection of RGB and halftone outputs

Bits 4 and 5 of the HTCON register are used for factory

testing and should always remain cleared to '00B' during normal operation. Figure 68 shows the affect of the two halftone display options. The timing diagrams assume that the current halftone polarity selection is active High (HTCON.7 = "0"):




Figure 66. Halftone Signal Control Register (HTCON)



4–97 June 1996




Figure 67. Halftone Control Signal Output Options



PROGRAMMING TIP — Writing Character Code and Color Data to the OSD Video RAM

This example shows how to write character code and color data to the OSD video RAM. The sample program performs the following operations:

- 1. Write red character 'A' (code 0A, for example) to the video RAM from address 00H to 77H
- 2. Write green character 'B' (code 0B, for example) to the video RAM from address 78H to 0EFH.

	•		
	SB1 LD LD SRP0 LD CLR	DSPCON,#0F9H PP,#11H #0C0H COLBUF,#04H R0	; Select bank 1 ; OSD module on; negative sync trigger is selected ; Select OSD video RAM page (page 1) ; Select common working register area ; Load color buffer (red color) ; Load starting address (00H) to R0
OSDLP1	LD INC CP JP	@R0,#0AH R0 R0,#77H ULE,OSDLP1	Write red character A to video RAM address 00H–77H
OSDLP2	LD LD INC CP JP	COLBUF,#02H @R0,#0BH R0 R0,#0EFH ULE,OSDLP2	; Load green color code (02H) to the color buffer ; Write green character B to RAM address 78H–0EFH ; "
	SB0		; Select bank 0
	•		

PROGRAMMING TIP — OSD Fade Function; Line and Row Counters

This example is a continuation of the previous OSD example in which character code and color data were written to the video RAM. Assuming a timer A interrupt interval of 2 milliseconds, the sample program should meet the following specifications:

- 1. If bit fade (R4.0) is set, then enable the fade function.
- 2. Interval time between two lines = 20 ms. (The flag 'INTVAL' is set at 20-ms intervals in the timer A service routine.)
- 3. Fade direction is 'fade after'.



4–99 June 1996




Figure 68. Decision Flowchart for Fade Function Programming Tip



${}^{\hspace{-.1cm}\text{\tiny{ICS'}}}$ PROGRAMMING TIP — OSD Fade Function; Line and Row Counters (Continued)

ROWCNT LINECNT FADE F_STRT INT_CNT INTVAL	EQU EQU EQU EQU EQU	6 7 0 1 5 2	
	SB1 LD SRP0 BTJRF BTJRF INC BITR CP JP CLR INC CP JP LD LD BITR	PP,#11H #0C0H EXIT1,R4.FADE FAD1,R4.F_STRT EXIT,R4.INTVAL RLINECNT R4.INTVAL RLINECNT,#13H ULT,FAD2 RLINECNT RROWCNT RROWCNT RROWCNT,#0BH ULT,FAD2 R1,#0F1H R2,@R1 R2.6	; Select bank 1 ; Select OSD video RAM page (page 1) ; RP0 ← 0C0H (common working register area) ; If flag FADE = "0", then jump to EXIT1 ; If F_STRT = "1", then jump to FAD1 ; If INTVAL = "1", then jump to EXT ; Line counter ← line counter + 1 ; INTVAL ← "0" ; Line counter ≥ 19? ; If line counter < 19, then jump to FAD2 ; Line counter ← "0" ; Row counter ← "0" ; Row counter ← 1? ; If row ≤ 10, then jump to FAD2 ; If row > 10, then finish the fade function ; Fade disable
	LD	@R1,R2	
FAD3	LD JR	DSPCON,#0F9H T,EXIT	; OSD module on
FAD1	CLR CLR BITS	RROWCNT RLINECNT R4.F_STRT	; Row counter (R6) \leftarrow 0H ; Line counter (Rn) \leftarrow 0H
FAD2	LD AND OR LD INC LD OR LD JR	R2,CHACON R2,#0F0H R2,RROWCNT CHACON,R2 R1 R2,RLINECNT R2,#60H FADECON,R2 T,FAD3	; R2 ← CHACON ; Clear the fade row address ; Load new fade row address to R2 ; CHACON ← R2 ; R1 ← 0F1H (fade line address) ; R2 ← new fade line address ; Enable fade function, select fade after
EXIT1	BITS	R4.F_STRT	
EXIT	SB0 •		; Select bank 0

(Continued on next page)



4–101 June 1996

PROGRAMMING TIP — OSD Fade Function; Line and Row Counters (Continued)

```
TAINT
            PUSH
                         PP
            PUSH
                         RP0
                                                     Select video RAM page (page 1)
            LD
                         PP.#11
            SRP0
                         #0C0H
                                                     RP0 \leftarrow 0C0H
                         RINT_CNT
                                                    Interval counter ← interval counter + 1
            INC
                                                  ; If yes, then jump to TA1
; 20 ms has element
                                                  ; Interval counter ≤ 10? (Has 20 ms elapsed?)
            CP
                         RINT CNT,#0AH
            JΡ
                         ULE,TA1
                         RINT CNT
                                                    20 ms has elapsed, so clear interval counter
            CLR
            BITS
                         R4.INTVAL
                                                   : INTVAL ← "1"
TA1
            NOP
            POP
                         RP0
            POP
                         PP
            IRET
```

PROGRAMMING TIP — Manipulating OSD Character Colors; Halftone Function

This example is a continuation of the previous OSD examples. Following the second sample program, red character A is in video RAM address 00H–77H and green character B has been written to addresses 78H–0EFH. The program performs the following additional actions:

- 1. Change the color of character 'A' to white.
- 2. Change the color of character 'B' to its complementary color.
- 3. Enable the halftone function for character 'B'.

```
SB<sub>1</sub>
                                                     Select bank 1
                                                     Select video RAM page (page 1)
                         PP.#11H
            LD
            SRP0
                         #0C0H
                                                     RP0 ← 0C0H (common working register area)
                         COLBUF,#07H
                                                     Color buffer \leftarrow white color code (07H)
            LD
                                                     R0 (video RAM address) ← 00H
            CLR
                         R0
OSDLP1
            LD
                         @R0.#0AH
                                                     Video RAM (00H–77H) ← white 'A'
            INC
                         R0
            CP
                         R0.#77H
            JΡ
                         ULE, OSDLP1
            LD
                         R2,COLBUF
                                                     R2 ← color buffer (color of character in address 78H)
            COM
                         R2
                                                     R2 \leftarrow (not R2)
            AND
                         R2.#07H
                                                     Mask out bit 7 through bit 3 of R2
            LD
                         COLBUF,R2
                                                     Color buffer ← complementary color of the character
                                                     in address 78H
```

(Continued on next page)



PROGRAMMING TIP — Manipulating Character Colors; Halftone Function (Continued)

LD DSPCON,#0F9H ; OSD module on; negative sync trigger selected

Stack ← PP

halftone1 halftone **CALL** ; Halftone signal control

PP halftone1 **PUSH**

Stack ← RP0 **PUSH** RP0 **PUSH FLAGS** Save flags to stack SB1

Select bank 1 PP,#11H LD Page 1 selected

SRP0 RP0 ← 20H (working register area) #20H CLR

R0 $R0 \leftarrow 00H$

loop_halftone

LD HTCON,#02H Disable halftone control register

Enable V-sync interrupt

LD DSPCON,#0F9H Enable OSD; select negative sync trigger LD R1,@R0 Video RAM zero address

INC R0

CP R0,#0EFH Video RAM end?

JΡ UGT,end halftone

tm R1,#80H Check bit 7 value

JR Z,loop halftone LD HTCON,#0AH Enable halftone

Enable V-sync interrupt LD

Halftone output mode DSPCON,#0FDH Select negative sync trigger

No line is double size

JP t,loop_halftone

end_halftone

POP **FLAGS** Restore flag values from stack RP0 POP Restore register pointer 0 value

PP POP Restore page pointer

RET Return



4-103 June 1996

PROGRAMMING TIP — OSD Character Size, Fringe, Background Color, and Display Position

This example is a continuation of the previous OSD examples. It performs the following additional actions:

- 1. Change the character size to horizontal ×3 and vertical ×2.
- 2. Enable the fringe function.
- 3. Enable character background color to the complementary color of the character code in address 0EFH of the video RAM.
- 4. Enable the frame background; select the color cyan.
- 5. Set top margin to 16H, set inter-row spacing to 1H, set left margin to 24 dots, and set inter-column spacing to three (3) dots.

LD FADECON,#00H LD ROWCON,#21H LD CLMCON,#1BH LD R3,COLBUF COM R3 AND R3,#07H ;	Select bank 1 Select video RAM page (page 1) Select common working register area Horizontal ×3, vertical ×2 for character size Disable the fade function Top margin ← 16H, inter-row space ← 1H Left margin ← 24 dots, inter-column space ← 3 dots R3 ← color of the character in address 0EFH R3 ← not R3 Mask out bit 7 through bit 3 of R3 R3 ← cyan frame background color Enable character and frame background color Falling edge sync trigger, fringe function on, OSD on Select bank 0
---	--

PROGRAMMING TIP — Helpful Hints About COLBUF and OSD Character Code 0

When working with the OSD module, please note the somewhat unusual characteristics of the color buffer register (COLBUF) and the OSD character code 0:

- The color buffer register, COLBUF (0F7H, set 1, bank 1) provides a somewhat unusual method for manipulating character color data.
- OSD character code 0 produces a no-display and no-background condition, regardless of the font coding used.



ANALOG-TO-DIGITAL CONVERTER

OVERVIEW

The 4-bit A/D converter (ADC) uses successive approximation logic to convert analog signals at one of the four analog input pins, ADC0–ADC3, to an equivalent 4-bit digital value. The A/D converter has the following components:

- Analog comparator
- D/A converter logic (resistor ladder type)
- ADC control and digital result register (ADCON)
- Analog input pins (ADC0– ADC3)

The KS88C3208/3216 perform 4-bit conversions for one input channel at a time. You select the channel by writing the appropriate 2-bit value to ADCON.4 and ADCON.5. This write operation starts the A/D conversion procedure.

The analog input voltage must lie within the comparator range of V_{DD} to V_{SS}. The conversion process requires six CPU clocks to convert each bit and therefore requires a total of 25 clocks to complete a 4-bit conversion. The digital result can be read from the ADCON register after an

additional clock cycle has elapsed.

The digital result is dumped into the lower nibble of the ADCON register. Then, the A/D converter unit goes idle. By polling ADCON.7, the application can detect when a 4-bit conversion has been completed. The contents of ADCON.0–ADCON.3 must then be read out before another conversion starts. Otherwise, the previous result will be overwritten.




Figure 69. A/D Converter Functional Block Diagram



4–105 June 1996




Figure 70. A/D Converter Control Register (ADCON)

INTER NAL A/D CONVERSION PROCEDURE

- Select the analog input channel by writing the appropriate value to ADCON.4 and ADCON.5. The write operation starts the A/D converter procedure.
- Analog data is input within the acceptable voltage range of V_{SS} to V_{DD}.
- 3. After 24 clocks have elapsed, the converted 4-bit digital value is loaded to the lower

- nibble of the ADCON register and an end-of-conversion signal sets ADCON.7 to "1". The ADC module then enters an idle state.
- After the 25th clock cycle has elapsed (or when ADCON.7 = "1"), you can read the digital result from the lower nibble of the ADCON register.

INTERNAL REFERENCE VOLTAGE LEVELS

In the ADC block, the analog input voltage level is logically compared

to a reference voltage. For the KS88C3208/3216, the analog input level must be within the range V_{SS} to V_{REF} , where $V_{REF} = V_{DD}$.

Different reference voltage levels are generated internally during the analog conversion process for each conversion step. The reference voltage level for the first bit conversion is always 1/2 V_{DD}.



PROGRAMMING TIP — A/D Converter Noise Level and Sampling Frequency

This example shows how to program the A/D converter module to sample specifications. It is assumed that the noise level on the analog channel is relatively low, and that the A/D converter sampling frequency is relatively high. The program performs the following actions:

- Given a low noise level and high sampling frequency, load an A/D conversion value to the register R0 and set bit 7 in R1.
- Enable ADC0.
- Disable ADC1-ADC3.

ADFLAG	EQU •	7		
	CLR	PP	;	Select page 0
	LD NOP NOP NOP NOP NOP NOP	ADCON,#00H	•	Select the ADC0 pin and start conversion Allow sufficient wait time for the conversion; minimum 25 cycles are required.
	LD AND BITS	R0,ADCON R0,#0FH R1.ADFLAG	· · · ·	R0 ← conversion value Need lower nibble only (mask upper nibble) Set R1.7



4–107 June 1996

PROGRAMMING TIP — A/D Converter Noise Level and Sampling Frequency (Continued)

In some systems, the noise level may be quite high or the A/D conversion sampling frequency may be low. In such cases, you could use the following method to filter out noise: Perform each A/D conversion three times, discard the maximum and minimum values that you obtain, and use the median value as the result. The following program code uses this method to perform the same operation as the first A/D converter sample program:

- Assume a high noise level and a low sampling frequency.
- Use median value of three conversions as the result.
- Load an A/D conversion value to the register R0 and set bit 7 in R1.

AD0 AD1 AD2 AVE MIN MAX TEMP ADFLAG	EQU EQU EQU EQU EQU EQU EQU	0 1 2 0 1 2 3 7	
	CLR	PP	; Select page 0
ADLOOP	LD LD NOP NOP NOP NOP NOP LD LD LD	RTEMP,#03H ADCON,#00H RAD0,RAD1 RAD1,RAD2 RAD2,ADCON RAD2,#0FH	R3 ← 03H Select ADC0 pin and start conversion Wait minimum 25 cycles for conversion Save conversion result to R0–R2 (first conversion result will be in R0, the second result is in R1, and the third result is in R2) We only need the lower nibble
	DJNZ CP JP LD LD LD •	UGE,JAD1 RTEMP,RMIN RMIN RMAX	Conversion completed three times? If no, return to loop If MAX ≥ MIN, jump to JAD1 If MAX < MIN, exchange values (MAX ↔ MIN) "

(Continued on next page)



PROGRAMMING TIP — A/D Converter Noise Level and Sampling Frequency (Continued)

JAD1	CP JP LD LD LD	RMAX,RAVE UGE,JAD2 RTEMP,RMAX RMAX,RAVE RAVE,RTEMP	; If MAX ≥ AVE, go to JAD2 ; If MAX < AVE, exchange MAX and AVE ; "
JAD2	CP JP LD LD LD	RMIN,RAVE ULE,JAD3 RTEMP,RMIN RMIN,RAVE RAVE,RTEMP	; If MIN ≤ AVE, go to JAD3 ; If MIN > AVE, exchange MIN and AVE ; "
JAD3	BITS •	R1.ADFLAG	; Set ADFLAG

4–109 June 1996

12C-BUS INTERFACE

OVERVIEW

The KS88C3208/3216 microcontroller include support for the I²C-bus interface. Two pairs of serial data (SDA) and serial clock (SCL) lines are provided to carry information between the master and peripherals that are connected to the bus.

The KS88C3208/3216 behave as a single master and can operate as a receiver or a transmitter of serial data to/from slave devices. Because the KS88-series chip is the master, it initiates data transfers and also generates the clock signal to permit the transfer. The master also terminates each transfer of data over the I²C-bus. The multi-master and arbitration functions of the standard I²C-bus are not supported in the KS88C3208/3216 implementation.

There are two pairs of serial data I/O and clock output pins: SDA0/SCL0 and SDA1/SCL1. Using the IICCON control register, you can select one pair or the other. This feature gives you additional flexibility in supporting various types of applications. SDA0 and SDA1 are bi-directional and SCL0 and SCL1 are output-only. When the bus is free, both lines are at High level. Data on the SDA0/1 line must remain stable when the clock period is High level. The state of the data

line changes only when the clock signal on the SCL0/1 line is Low level.

A High-to-Low transition of SDA0/1 signals a START condition. A Low-to-High transition of SDA0/1 while SCL0/1 is High level signals a STOP condition. START and STOP conditions are always generated by the master. A 7-bit value in the first incoming byte after the START condition is met determines which slave will be selected by the master.

Every data byte put on the SDA0/1 line must be eight bits in length. The number of bytes that you can send or receive per transfer is unrestricted. Data is transferred with the most significant bit (MSB) first. Each byte must be followed by an acknowledge bit.

I²C-BUS PRESCALER (IICPS)

The programmable 8-bit prescaler for the I²C-bus shift clock, IICPS, is located at EFH in set 1, bank 0. To determine the shift clock frequency (speed), you use this formula:

Shift clock frequency = CPU clock frequency /16 ÷ (Prescaler value + 1)

The shift clock may be "stretched" if a slow slave device holds the clock for clock synchronization.

I²C-BUS SHIFT REGISTER (IIC)

The data shift register for the I²C-bus interface, called 'IIC', is located at EDH in set 1, bank 0. It is read/write addressable. When you read or write the IIC buffer, the IIC interrupt pending bit (IICCON.0) is cleared. After a reset, all shift register values are undetermined.

I²C-BUS INTERRUPT

The I²C-bus interrupt is assigned level IRQ4 in the interrupt structure. Its vector address is D0H. The enable bit for the I²C-bus interrupt is IICCON.1. Software polls the IIC interrupt pending bit IICCON.0 in order to determine when a receive or transmit procedure is in-progress or has been completed. When the CPU acknowledges the interrupt request, the interrupt service routine must also clear the pending bit, IICCON.0, to "0".

I²C-BUS CONTROL REGISTER (IICCON)

The I²C-bus control register, IICCON, is located at EEH in set 1, bank 0. Although the IICCON register is read-write addressable, two bits are read-only: bit 2 (the last-received bit flag) and bit 6 (the I²C-bus busy status flag). A reset clears IICCON to '00H'.






Figure 71. I²C Bus Control Register (IICCON)



4–111 June 1996

PROGRAMMING TIP — Programming the I²C-Bus Interface

This example shows how to program the I²C-bus module to sample specifications. The program parameters are as follows:

- Main crystal oscillation frequency is 6 MHz
- I²C clock frequency is 94 kHz (I²C specification: maximum 100 kHz)
- The following registers are assigned for the program values:

Register 60H SLAVE ; Slave address data Register 61H SUBADDR ; Sub-addressor data

Register 62H IICDATA ; I²C-bus data

Register 63H IIC_CON ; I²C-bus condition code control register

Additional address information:

— Slave address: #0A0H (EEPROM-type)— Sub address: #10H (data address pointer)

— IIC data: #20H (I²C data)




Figure 72. Decision Flowchart for I²C-Bus Programming Tip (Main Routine)






Figure 73. Decision Flowchart for I²C-Bus Programming Tip (I²C-Bus Interrupt)



4–113 June 1996

PROGRAMMING TIP — Programming the I²C-Bus Interface (Continued)

	SLAVE SUBADDR IICDATA IIC_CON iic_start .	EQU 0 EQU 1 EQU 2 EQU 3 equ 1	
	CLR LD	PP P2CONL,#0F0H	; Select page 0 ; Set P2.2 and P2.3 to IIC-bus data/clock mode ; SCLo, SDA0 mode enable
	LD	P2CONH,#00H	; P2.2 and P2.3 are open-drain outputs ; SCL1, SDA1 mode disable
ovoo main:	LD	IICCON,#02H	; Enable the IIC-bus interrupt
exec_main: MAIN:	SRP0 CP JP BITS LD LD LD	#60H RIIC_CON,#00H NE,MAIN RIIC_CON.iic_start RSLAVE,#0A0H RSUBADDR,#10H RIICDATA,#20H	; RP0 ← 60H ; Down counter = "0" ; IF not zero, then jump to MAIN ; Set "iic_start" bit ; Slave address ← #0A0H ; Sub address ← #10H ; Slave IIC data ← #20H ; Other job
	JP	T,exec_main	; For looping
IICINT	PUSH PUSH SB0 SRP0 CP JP LD LD INC	PP RP0 #60H RIIC_CON,#00H NE,iic_control1 IICCON,#12H IIC,RSLAVE RIIC_CON	 ; Save the page pointer ; Save register pointer 0 ; Select bank 0 ; RP0 ← 60H ; R3 (IIC condition code control register) = "#00H"? ; IIC start condition ; Slave address
end_iicint:	RL	RIIC_CON	
end_iicint1:	LD POP POP IRET	IICCON,#02H RP0 PP	; IIC generate condition ; Restore register pointer 0 ; Restore page pointer

(Continued on next page)



JΡ

PROGRAMMING TIP — Programming the I²C-Bus Interface (Continued)

iic_control1:

CP RIIC_CON,#02H JP NE,iic_control2

LD IIC,RSUBADDR ; Slave sub address

T,end_iicint

iic_control2:

CP RIIC_CON,#04H

JP NE,iic_control3

LD IIC,RIICDATA ; Slave data

JP T,end_iicint

iic_control3:

LD IICCON,#22H ; IIC stop condition CLR RIIC_CON ; Clear IIC_CON data

JP T,end_iicint1



4–115 June 1996

ELECTRICAL DATA

Table 17. Absolute Maximum Ratings

 $(T_A = 25^{\circ}C)$

Parameter	Symbol	Conditions	Rating	Unit
Supply Voltage	V_{DD}	_	-0.3 to $+7.0$	٧
Input Voltage	V _{I1}	P0.4–P0.7, P2.7, P3.0–P3.5 (open-drain)	-0.3 to $+10$	V
	V _{I2}	All port pins except V _{I1}	-0.3 to $V_{DD} + 0.3$	
Output Voltage	Vo	All output pins	-0.3 to $V_{DD} + 0.3$	V
Output Current High	Гон	One I/O pin active	- 18	mA
		All I/O pins active	- 60	
Output Current Low	loL	One I/O pin active	+ 30	mA
		Total pin current for port 3	+ 100	
		Total pin current for ports 0, 1, and 2	+ 100	
Operating Temperature	T _A	_	- 25 to + 85	°C
Storage Temperature	T _{STG}	_	-65 to +150	°C

Table 18. D.C. Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 4.5 \text{ V to } 5.5 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input High Voltage	V _{IH1}	All input pins	0.8 V _{DD}	_	V _{DD}	V
Input Low Voltage	V_{IL1}	All input pins except V _{IL2}	_	_	0.2 V _{DD}	V
	V _{IL2}	X _{IN,} X _{OUT} OSC _{IN,} OSC _{OUT}			0.15 V _{DD}	
Output High Voltage	V _{OH}	I _{OH} = -1 mA P1, P2.0-P2.6 R, G, B, Vblank	V _{DD} – 1.0	-	_	V
Output Low Voltage	V _{OL1}	I _{OL} = 4 mA P0.0–P0.3, P1.4–P1.7	_	-	0.4	V
	V _{OL2}	I _{OL} = 15 mA P0.4–P0.7, P1.0–P1.2	_	_	1.0	
	V _{OL3}	I _{OL} = 2 mA P2.0–P2.5	_	_	0.4	
	V _{OL4}	I _{OL} = 1 mA R, G, B, Vblank, P1.0, OSDHT (P1.3), P2.0-P2.7, P3.0-P3.5	-	-	0.4	V



Table 19. D.C. Electrical Characteristics (Continued)

 $(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 4.5 \text{ V to } 5.5 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input High Leakage Current	I _{LIH1}	V _{IN} = V _{DD} All input pins except I _{LIH2} and I _{LIH3}	-	_	3	μА
	I _{LIH2}	V _{IN} = V _{DD} , X _{OUT} , OSC _{IN} , OSC _{OUT}			20	
	l _{LIH3}	$V_{IN} = V_{DD}$, X_{IN} only	2.5	19	30	
Input Low Leakage Current	I _{LIL1}	V _{IN} = 0 V All input pins except I _{LIL2} , I _{LIL3} , and RESET	_	_	-3	μА
	lLIL2	V _{IN} = 0 V, X _{OUT} OSC _{IN} , OSC _{OUT}			-20	
	I _{LIL3}	$V_{IN} = 0 V, X_{IN} only$	– 2.5	- 19	-30	
Output High Leakage Current	I _{LOH1}	V _{OUT} = V _{DD} All output pins except I _{LOH2}	_	_	3	μА
	I _{LOH2}	V _{OUT} = 10 V P0.4–P0.7 and port 3			20	
Output Low Leakage Current	llol	V _{OUT} = 0 V All output pins	1	_	-3	μА
Pull-up Resistor	R _{L1}	V _{IN} = 0 V; V _{DD} = 4.5 V to 5.5 V P1, P2.0–P2.6	30	40	70	ΚΩ
Supply Current (see Note)	I _{DD1}	Normal mode; V _{DD} = 4.5 V to 5.5 V 8-MHz CPU clock	ı	21	35	mA
	I _{DD2}	Idle mode; V _{DD} = 4.5 V to 5.5 V 8-MHz CPU clock		5	10	
	I _{DD3}	Stop mode; V _{DD} = 4.5 V to 5.5 V		0.5	5	μА

NOTE: Supply current does not include current drawn through internal pull-up resistors or external output current loads.



4–117 June 1996

Table 20. Input/Output Capacitance

$$(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 0 \text{ V})$$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input capacitance	C _{IN}	f = 1 MHz; unmeasured pins are connected to V _{SS}	_	_	10	pF
Output capacitance	C _{OUT}					
I/O capacitance	C _{IO}					

Table 21. A.C. Electrical Characteristics

$$(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 4.5 \text{ V to } 5.5 \text{ V})$$

· • •		•				
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
V-sync Pulse Width	t _{VW}	_	4	_	_	μs
H-sync Pulse Width	t _{HW}	_	3	_	_	μs
Noise Filter	t _{NF1}	P0.4–P0.7, H-sync, V-sync, T0 (input), SDA0, SDA1, SCL0, SCL1	_	300	_	ns
	t _{NF2}	RESET	_	750		
	t _{NF3}	Glitch filter (oscillator block)	_	25		
	t _{NF4}		_	100	_	μs




Figure 74. Input Timing Measurement Points for t_{NF1} and t_{NF2}

SAMSUNG

Table 22. Data Retention Supply Voltage in Stop Mode

 $(T_A = -20 \, ^{\circ}C \text{ to } + 85 \, ^{\circ}C)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Data Retention Supply Voltage	V _{DDDR}	Stop mode	2	-	6	V
Data Retention Supply Current	IDDDR	Stop mode, V _{DDDR} = 2.0 V	_	_	5	μΑ

NOTES:

- 1. Supply current does not include current drawn through internal pull-up resistors or external output current loads.
- 2. During the oscillator stabilization wait time (t_{WAIT}), all CPU operations must be stopped.




Figure 75. Stop Mode Release Timing When Initiated by a Reset

4–119 June 1996

Table 23. Main Oscillator and L-C Oscillator Frequency

$$(T_A = -25^{\circ}C + 85^{\circ}C, V_{DD} = 4.5-5.5 V)$$

Oscillator	Clock Circuit	Conditions	Min	Тур	Max	Unit
Crystal	C1 X _{IN} X _{OUT} X _{OUT}	OSD block active	5	6	8	MHz
		OSD block inactive	0.5	6	8	
Ceramic	C1 X _{IN} X _{OUT}	OSD block active	5	6	8	MHz
		OSD block inactive	0.5	6	8	
External Clock	X _{IN} X _{OUT}	OSD block active	5	6	8	MHz
		OSD block inactive	0.5	6	8	
L-C Oscillator	C1 OSC _{IN} OSC _{OUT}	_	5	6.5	8	MHz
CPU (Clock Frequency	_	0.032	6.0	8	MHz




Figure 76. Clock Timing Measurement Points for X_{IN}



Table 24. Main Oscillator Clock Stabilization Time

 $(T_A = -25^{\circ}C + 85^{\circ}C, V_{DD} = 4.5 \text{ V} \text{ to } 5.5 \text{ V})$

Oscillator	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal	_	$V_{DD} = 4.5 V \text{ to } 5.5 V$	_	-	20	ms
Ceramic		(Oscillation stabilization occurs when V _{DD} is equal to the minimum oscillator voltage range.)			10	
External Clock		X_{IN} input High and Low level width (t_{XH} , t_{XL})	65	_	100	ns
Release Signal Setup Time	tSREL	Normal operation	5	-	-	t _{CPU} ⁽¹⁾
Oscillation Stabilization Wait Time ⁽²⁾	t _{WAIT}	CPU clock = 8 MHz; Stop mode released by RESET	_	16.5	_	ms
		CPU clock = 8 MHz; Stop mode released by an interrupt		(See Note 3)		

NOTES:

- 1. The unit t_{CPU} is one CPU clock period.
- 2. Oscillation stabilization time is the time required for the CPU clock to return to its normal oscillation frequency after a power-on occurs, or when Stop mode is released.
- 3. The oscillation stabilization interval is determined by the basic timer (BT) input clock setting.

Table 25. A/D Converter Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Absolute Accuracy ⁽¹⁾	_	CPU clock = 8 MHz	_	_	1	LSB
Conversion Time ⁽²⁾	tcon		t _{CPU} × 25 (3)	_	_	μs
Analog Input Voltage	V _{IAN}	_	V _{SS}	_	V _{DD}	V
Analog Input Impedance	R _{AN}	_	2		_	МΩ

NOTES:

- 1. Excluding quantization error, absolute accuracy values are within \pm 1/2 LSB.
- 'Conversion time' is the time required from the moment a conversion operation starts until it ends.
 The unit t_{CPU} means one CPU clock period.



4-121 **June 1996**

CHARACTERISTIC CURVES

NOTE

The characteristic values shown in the following graphs are based on actual test measurements. They do not, however, represent guaranteed operating values.




Figure 77. I_{DD1} vs. Frequency






Figure 78. I_{DD2} vs. Frequency

4–123 June 1996





Figure 79. I_{DD3} vs. V_{DD} (Stop Mode Current)



SAMSUNG ELECTRONICS