


FEATURES:

- CMOS power levels: <7.5mW static
- Undershoot clamp diodes on all inputs
- True TTL input and output compatibility
- Ground bounce controlled outputs
- Reduced output swing of 0 to 3.5V
- $I_{OL} = 48mA$
- Available in SOIC, QSOP, and S1 packages

DESCRIPTION:

The IDTQS74FCT253AT is a high-speed CMOS TTL-compatible dual 4-input multiplexer with 3-state outputs. All inputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression. Outputs will not load an active bus when Vcc is removed from the device.


FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

PIN CONFIGURATION



SOIC/ QSOP/ S1
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current Max Current Sink/Pin	+120	mA
IIK	Input Diode Current, VIN < 0	-20	mA
IOK	DC Output Current, VOUT < 0	-50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4	—	pF
COUT	Output Capacitance	VOUT = 0V	8	—	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	I/O	Description
Ix	I	Data In
Sx	I	Select
EA, EB	I	Enable
YA, YB	O	Data Out

FUNCTION TABLE⁽¹⁾

Enable	Select	Outputs		Function				
		EA	EB	S0	S1	YA	YB	
H	X	X	X	Z	Z			Disable A
X	H	X	X	X	Z			Disable B
L	L	L	L	IoA	IoB			S1- 0 = 0
L	L	L	H	I1A	I1B			S1- 0 = 1
L	L	H	L	I2A	I2B			S1- 0 = 2
L	L	H	H	I3A	I3B			S1- 0 = 3

NOTE:

- H = HIGH Voltage Level
- X = Don't Care
- L = LOW Voltage Level
- Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC = 5.0V ±5%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
ΔV _T	Input Hysteresis	V _{TLH} - V _{THL} for all inputs		—	0.2	—	V
I _{IH}	Input HIGH Current	V _{CC} = Max.	0 ≤ V _{IN} ≤ V _{CC}	—	—	±5	μA
I _{IL}	Input LOW Current			—	—	—	μA
I _{OZ}	Off-State Output Current (Hi-Z)	V _{CC} = Max.	0 ≤ V _{IN} ≤ V _{CC}	—	—	±5	μA
I _{OS}	Short Circuit Current	V _{CC} = Max., V _{OUT} = GND ⁽²⁾		-60	—	—	mA
V _{IC}	Input Clamp Voltage	V _{CC} = Min., I _{IN} = -18mA, TA = 25°C		—	-0.7	-1.2	V
V _{OH}	Output HIGH Voltage	V _{CC} = Min.	I _{OH} = -15mA	2.4	—	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min.	I _{OL} = 12mA	—	—	0.5	V

NOTES:

1. Typical values are at V_{CC} = 5.0V, +25°C ambient.

2. This parameter is guaranteed but not tested

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max. freq = 0 0V ≤ V _{IN} ≤ 0.2V or V _{CC} - 0.2V ≤ V _{IN} ≤ V _{CC}	—	1.5	mA
ΔI _{CC}	Supply Current per Input TTL Inputs HIGH	V _{CC} = Max. V _{IN} = 3.4V ⁽²⁾ freq = 0	—	2	mA
I _{CCD}	Supply Current per Input per MHz	V _{CC} = Max. Outputs Open and Enabled One Bit Toggling 50% Duty Cycle Other inputs at GND or V _{CC} ^(3,4)	—	0.25	mA/ MHz

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under DC Electrical Characteristics.

2. Per TTL driven input (V_{IN} = 3.4V).

3. For flip-flops, I_{CCD} is measured by switching one of the data input pins so that the output changes every clock cycle. This is a measurement of device power consumption only and does not include power to drive load capacitance or tester capacitance.

4. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

$$I_C = I_{CC} + \Delta I_{CC} D_{H} N_t + I_{CCD} (f_{CP}/2 + f_{IN})$$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

D_H = Duty Cycle for TTL Inputs High

N_t = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current caused by an Output Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Output Frequency

N_i = Number of Outputs at f_i

All currents are in millamps and all frequencies are in megahertz.


SWITCHING CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾

Symbol	Parameter	Min.	Max.	Unit
t_{RY}	Propagation Delay Ix to Y	1.5	5.2	ns
t_{SY}	Propagation Delay Sx to Y	1.5	6.6	ns
t_{PZH}	Output Enable Time \bar{E} to Y	1.5	6	ns
t_{PHZ}	Output Disable Time \bar{E} to Y	1.5	6	ns
t_{PLZ}				


NOTES:

1. CLOAD = 50pF, RLOAD = 500Ω unless otherwise noted.
2. Minimums guaranteed but not tested.
3. This parameter is guaranteed by design but not tested.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-Up, Hold, and Release Times



Propagation Delay


SWITCH POSITION

Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width




Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.

ORDERING INFORMATION



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:

logichelp@idt.com
(408) 654-6459