

80-CHANNEL SEGMENT/COMMON DRIVER FOR DOT MATRIX LCD

KS0083/84 is a graphic type LCD driver LSI which is fabricated by CMOS process for high voltage. In case of segment driver, can be selected 4 bit, 1 bit data transfer or chip select mode. KS0084 is reverse type of KS0083.

FUNCTION

- DOT MATRIX LCD DRIVER with 80 channel output.
- Input/Output
 - Output: 80 channel waveform for LCD driving
 - Input: • parallel display data and control signal from controller
 - bias voltage (V_3 , V_4 , V_{SS})

FEATURES

- Power supply voltage: $-5V \pm 10\%$
- LCD driving voltage: $-24V$
- Interface

type 1		type 2		type 3	
CQM	SEG	COM	SEG	COM	SEG
KS0083/84	KS0083/84	KS0103	KS0083/84	KS0083/84	KS0104

- 100QFP and bare chip available

BLOCK DIAGRAM





Fig. 1 KS0083/84 functional block diagram.



PIN CONFIGURATION




Fig. 2. 100 QFP Top View

PIN CONFIGURATION




Fig.3 100QFP Top View.

PIN FUNCTIONAL DESCRIPTION

Pin (No.)	Input Output	Description	Interface																																																														
SC1~SC ₈₀ (100, 1-39, 41-80)	Output	LCD driver output terminals (80 Channel)	LCD																																																														
Power supply	Vss(40,90,97)	GND (0V)	Power Supply																																																														
	VEE (82)	LCD driving Votage (-24V)																																																															
	Vdd(86)	Internal Logic driving Voltage																																																															
V ₃ , V ₄ (81, 98)		Bias Voltage input for LCD drive: Non-select Level (Must maintain VSS>V ₃ >V ₄ >VEE.)	Power																																																														
FCS, PS (83, 89)	Input	<p>Mode Select Inputs. (refer to application circuit)</p> <table border="1"> <thead> <tr> <th>FCS</th> <th>PS</th> <th>Com/seg driver</th> <th>Input mode</th> <th>Chip select mode</th> <th>D0 Output</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>Segment driver</td> <td>1 bit serial input</td> <td>X</td> <td>O</td> </tr> <tr> <td>L</td> <td>H</td> <td>Segment driver</td> <td>4 bit parallel input</td> <td>O</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>Segment driver</td> <td>1 bit serial input</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>Common driver</td> <td>Serial input</td> <td>O</td> <td>O</td> </tr> </tbody> </table> <ul style="list-style-type: none"> - In case of serial input mode, D1 is data input pin and D0 is data output pin - In case of 4 bit parallel input mode, Data input and output are; <table border="1"> <tr> <td>DI₁</td> <td>SC₁, SC₅, ...SC₇₇</td> <td>DI₂</td> <td>SC₂, SC₆, ...SC₇₈</td> </tr> <tr> <td>DI₃</td> <td>SC₃, SC₇, ...SC₇₀</td> <td>DI₄</td> <td>SC₄, SC₈, ...SC₈₀</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="4">4 bit Data shift direction</th> <th colspan="4">1 bit Data shift</th> </tr> </thead> <tbody> <tr> <td>S S S S 1 2 3 4</td> <td>S S S S S S S S 7 7 7 7 7 7 7 8 3 4 5 6 7 8 9 0</td> <td>D I D I D I D I 1 2 3 4 1 2 3 4</td> <td>Shift right</td> <td>S S S S 1 2 3 4</td> <td>S S S S 7 7 7 8 7 8 9 0</td> <td>D I D I D I 1 1 1 1 1 1</td> <td>shift right</td> </tr> <tr> <td>↑ D1: Last data</td> <td>↑ D2: D3: D4: first data</td> <td>↑ Shift right</td> <td>↑ Last data</td> <td>↑ D1: shift right</td> <td>↑ first data</td> <td>↑ D1: shift right</td> <td>↑ First data</td> </tr> </tbody> </table> <ul style="list-style-type: none"> - In case of the common driver, the data transfer clock is CLK2 - Non-used data input pins are set to Vss or Vdd to minimize current consumption 	FCS	PS	Com/seg driver	Input mode	Chip select mode	D0 Output	L	L	Segment driver	1 bit serial input	X	O	L	H	Segment driver	4 bit parallel input	O	H	H	L	Segment driver	1 bit serial input	X	H	H	H	Common driver	Serial input	O	O	DI ₁	SC ₁ , SC ₅ , ...SC ₇₇	DI ₂	SC ₂ , SC ₆ , ...SC ₇₈	DI ₃	SC ₃ , SC ₇ , ...SC ₇₀	DI ₄	SC ₄ , SC ₈ , ...SC ₈₀	4 bit Data shift direction				1 bit Data shift				S S S S 1 2 3 4	S S S S S S S S 7 7 7 7 7 7 7 8 3 4 5 6 7 8 9 0	D I D I D I D I 1 2 3 4 1 2 3 4	Shift right	S S S S 1 2 3 4	S S S S 7 7 7 8 7 8 9 0	D I D I D I 1 1 1 1 1 1	shift right	↑ D1: Last data	↑ D2: D3: D4: first data	↑ Shift right	↑ Last data	↑ D1: shift right	↑ first data	↑ D1: shift right	↑ First data	
FCS	PS	Com/seg driver	Input mode	Chip select mode	D0 Output																																																												
L	L	Segment driver	1 bit serial input	X	O																																																												
L	H	Segment driver	4 bit parallel input	O	H																																																												
H	L	Segment driver	1 bit serial input	X	H																																																												
H	H	Common driver	Serial input	O	O																																																												
DI ₁	SC ₁ , SC ₅ , ...SC ₇₇	DI ₂	SC ₂ , SC ₆ , ...SC ₇₈																																																														
DI ₃	SC ₃ , SC ₇ , ...SC ₇₀	DI ₄	SC ₄ , SC ₈ , ...SC ₈₀																																																														
4 bit Data shift direction				1 bit Data shift																																																													
S S S S 1 2 3 4	S S S S S S S S 7 7 7 7 7 7 7 8 3 4 5 6 7 8 9 0	D I D I D I D I 1 2 3 4 1 2 3 4	Shift right	S S S S 1 2 3 4	S S S S 7 7 7 8 7 8 9 0	D I D I D I 1 1 1 1 1 1	shift right																																																										
↑ D1: Last data	↑ D2: D3: D4: first data	↑ Shift right	↑ Last data	↑ D1: shift right	↑ first data	↑ D1: shift right	↑ First data																																																										

PIN FUNCTIONAL DESCRIPTION (continued)

Pin (No.)	Input Output	Description	Interface																														
EO, EI (84, 88)	input output	<p>Input/Output for Chip Select.</p> <p>1) EO becomes low by (CLK1, CLK2) timing.</p> <p>2) When "HIGH" data is input to EI, the device becomes select mode and reads input data at CLK2 falling timing. Synchronized at the fall of CLK2. Input data is shifted.</p> <p>3) After reading 80 input data(equivalent to 80 CLK2 clock cycle in the serial mode or 20 CLK2 clock cycles in the 4 bit parallel mode), EO automatically becomes HIGH level and data reading is complete. EO is reset 1.5 cycles later.</p> <p>4) When two or more devices are used in the chip select mode, EO of each stage is connected to EI of the next stage.</p> <p>(1) EO of all device connected is reset and device becomes non-select state and waits for EI input after the previous 1).</p> <p>(2) When "HIGH" level is input to the first EI in the cascade connection, the first device performs the operations in 2) and 3).</p> <p>(3) When EI of the second device is connected to DO of the first device, the second device perform the operations 2) and 3) after the first device. This operation is repeated in the same method subsequently</p>	controller or KS0083/84																														
M(85)	input	<p>LCD waveform AC conversion signal input</p> <table border="1"> <tr> <td>Latch data</td> <td>M</td> <td>SC</td> </tr> <tr> <td>L</td> <td>L</td> <td>V₃</td> </tr> <tr> <td>(non-select)</td> <td>H</td> <td>V₄</td> </tr> <tr> <td>H</td> <td>L</td> <td>GND</td> </tr> <tr> <td>(select)</td> <td>H</td> <td>V_{EE}</td> </tr> </table> <p>(segment signal drive mode)</p> <table border="1"> <tr> <td>Latch data</td> <td>M</td> <td>SC</td> </tr> <tr> <td>L</td> <td>L</td> <td>V₃</td> </tr> <tr> <td>(non-select)</td> <td>H</td> <td>V₄</td> </tr> <tr> <td>H</td> <td>L</td> <td>V_{EE}</td> </tr> <tr> <td>(select)</td> <td>H</td> <td>GND</td> </tr> </table> <p>(common signal drive mode)</p>	Latch data	M	SC	L	L	V ₃	(non-select)	H	V ₄	H	L	GND	(select)	H	V _{EE}	Latch data	M	SC	L	L	V ₃	(non-select)	H	V ₄	H	L	V _{EE}	(select)	H	GND	controller
Latch data	M	SC																															
L	L	V ₃																															
(non-select)	H	V ₄																															
H	L	GND																															
(select)	H	V _{EE}																															
Latch data	M	SC																															
L	L	V ₃																															
(non-select)	H	V ₄																															
H	L	V _{EE}																															
(select)	H	GND																															
CLK1(87)	input	Clock pulse input terminal for data latch	controller																														
CLK2(96)	input	Clock pulse input terminal for data shift	controller																														
DI1-DI4(91-94)	input	Display data input from the LCD controller LSI. In case of the common driver mode or serial input mode, supply the input data to DI1 and DI2-DI\$ have to be set to VSS level or VDD level.	controller																														
DO(89)	output	DO is high level in the chip select mode	KS0083/84																														
NC		No Connection	nc																														



ELECTRONICS

MAXIMUM ABSOLUTE LIMIT ($T_a=25^\circ\text{C}$)

Characteristic		Symbol	Value	Unit
Supply voltage	Logic	V _{DD}	-7 to +0.3	V
	LCD drivers	V _{LCD}	-30 to +0.3	
Input voltage		V _{IN}	V _{DD} -0.3 to +0.3	
Operating temperature		T _{opr}	-20 to +70	°C
Storage temperature		T _{stg}	-55 to +150	

*Voltage greater than above may damage to the circuit.

Maximum absolute limits are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device beyond them is not implied. Long exposure to these conditions may affect device reliability.

DC CHARACTERISTICS ($V_{DD} = -5V \pm 10\%$, $V_{SS} = 0V$, $V_{EE} = -24V \pm 3V$, $T_a = 25^\circ\text{C}$)

Characteristic		Symbol	Test condition	Min	Typ	Max	Unit
Power supply current	I _{DD}	1 bit serial (3.3MHz)				5.0	mA
		4 bit parallel (2.0MHz)				10.0	mA
Input	High	V _{IH}	—	0.2V _{DD}			V
	Low	V _{IL}	—			0.8V _{DD}	V
Output	High	V _{OH}	I _{OH} =-0.4mA	-0.4			V
	Low	V _{OL}	I _{OL} =0.4mA			V _{DD} +0.4	V
Voltage descending (Vi-SCI)	V _{D1}	I _{ON} =1mA for one of SCI				1.0	V
	V _{D2}	I _{ON} =0.08mA for each SCI				1.5	V
Leakage Current	Input	I _{LI}	—			1.0	μA
	Output	I _{LO}	—			10.0	μA

AC CHARACTERISTICS

 $V_{DD} = -5V \pm 10\%$, $V_{SS} = 0V$, $V_{EE} = -24V \pm 3V$; $T_a = +25^\circ C$ (1) Segment driver1; 1 bit serial data input ($PS=LOW$, $FCS=LOW$)

(refer to: fig. 3)

Characteristic	Symbol	Test condition	Min	Max	Unit
Clock cycle time	t_C		300		
Clock pulse width	High level Low level	t_{WH} t_{WL}	130 130		
Set up time D before CLK2↓		t_{SU}	70		
Hold time D after CLK2↓		t_h	50		
Clock margin time 1 (from CLK1↓ to CLK2↓)		t_{C1}	20		
Clock margin time 2 NOTE 1 (from CLK2↓ to CLK1↓)		t_{C2}	200		
Clock margin time 3 (from CLK2↑ to CLK1↑)		t_{C3}	20		
Clock rise/fall time		$t_{r, tf}$		50	
Output Delay		t_D	$C_L = 15pF$	230	
High level latch clock width		t_{LWH}	130		NOTE 2
Overlap time of CLK2 "L" and CLK1 "H"		t_{ov}	130		

(2) segment driver; 4 bit data input ($PS=High$, $FCS=LOW$)

(refer to: fig 4.)

Characteristic	Symbol	Test condition	Min	Max	Unit
Clock cycle time	t_C		500		
Clock pulse width	High level Low level	t_{WH} t_{WL}	230 230		
Set-up time D before CLK2↓		t_{SU}	70		
Hold time D after CLK2↓		t_h	50		
Clock margin time 1 (from CLK1↓ to CLK2↓)		t_{C1}	20		
Clock margin time 2 NOTE 1 (from CLK2↓ to CLK1↓)		t_{C2}	200		
Clock margin time 3 (from CLK2↑ to CLK1↑)		t_{C3}	20		
Clock rise/fall time		$t_{r, tf}$		50	
Output Delay		t_D	$C_L = 15pF$	230	
High level latch clock width		t_{LWH}	130		NOTE 2
Overlap time of CLK2 "L" and CLK1 "H"		t_{ov}	130		

(3) Common Driver (PS=HIGH, FCS=HIGH)

(refer to: fig 5)

Characteristic	Symbol	Test condition	Min	Max	Unit
Clock cycle time	t_c		1000		
Clock pulse width	High level	t_{WH}	130		ns
	Low level	t_{WL}	830		
Set-up time D before CLK↓	t_{SU}		70		
Hold time D after CLK↓	t_h		50		
Output Delay	t_D	CL=15pF		500	
Clock rise/fall time	t_r, t_f			50	

(4) segment driver 2; 1 bit serial data input (PS=LOW, FCS=HIGH)

(refer to: fig 6)

Characteristic	Symbol	Test condition	Min	Max	Unit
Clock cycle time	t_c		380		
Clock pulse width	High level	t_{WH}	170		ns
	Low level	t_{WL}			
Set-up time D before CLK↑	t_{SU}		70		
Hold time D after CLK↑	t_h		50		
Clock margin time 1 (from CLK1↓ to CLK2↓)	t_{C1}		20		
Clock margin time 2 NOTE 1 (from CLK2↓ to CLK1↓)	t_{C2}		200		
Clock margin time 3 (from CLK2↑ to CLK1↑)	t_{C3}		20		
Clock rise/fall time	t_r, t_f			50	
Output delay	t_D	CL=15pF		230	
High level latch clock with	t_{LWH}		130		NOTE 2
Overlap time of CLK2 "L" and CLK1 "H"	t_{OV}		130		

note (Input frequency, I/O reference level; 0.8 V_{DD}, 0.2 V_{DD})

1; Valid time (internal shift register)

2; ($t_c \times 1.5$)—(t_{C1})—(t_{C3})—($t_r \times 3$)

ELECTRONICS

TIMING DIAGRAM




Fig. 3 Segment driver (1 bit serial input)




Fig. 4. 4-bit input segment driver

TIMING DIAGRAMS (Continued)




Fig. 5. Common driver






Fig. 6. Segment driver (1 bit serial data input)

APPLICATION CIRCUIT .**Mode Select**


1. segment driver 1; 1 bit serial data input (FCS=L, PS=L)




2. segment driver; 4 bit data input (FCS=L, PS=H)




3. segment driver 2; 1 bit serial data input (FCS=H, PS=L)



4. common driver (FCS=H, PS=H)




APPLICATION CIRCUIT




PACKAGE DIMENSIONS

Dimensions in Millimeters

60-QFP-1414A




64-QFP-1420D



PACKAGE DIMENSIONS

Dimensions in Millimeters




ELECTRONICS

■ 7964142 0022067 5T3 ■

PACKAGE DIMENSIONS


Dimensions in Millimeters

128-QFP-1420



3

98-TAB-35mm



SAMSUNG

ELECTRONICS


217

■ 7964142 0022068 43T ■


PACKAGE DIMENSIONS

Dimensions in Millimeters

98-STAB-35mm




99-TAB-35mm



PACKAGE DIMENSIONS

Dimensions in Millimeters

120-STAB-35mm



3