Chapter 18

Electrical Specifications and Timings

This chapter contains electrical and timing information for the TMS370 family devices. This information is presented according to device category.

Topic	Paç	је
18.1	Timing Parameter Symbols	-2
18.2	Parameter Measurements 18-	-2
18.3	Absolute Maximum Ratings for All TMS370 Devices 18-	-3
18.4	External Crystal/Clock Connections and Typical Circuits for Loads and Buffers	-4
18.5	General-Purpose Output Signal Timings 18-	-6
18.6	EPROM/EEPROM Specifications	-7
18.7	TMS370Cx0xA and TMS370Cx0x Specifications 18-	-8
18.8	TMS370Cx1xA and TMS370Cx1xB Specifications 18-1	2
18.9	TMS370Cx2xA and TMS370Cx2x Specifications 18-1	6
18.10	TMS370Cx32A Specifications	20
18.11	TMS370Cx36A Specifications	24
18.12	TMS370Cx4xA Specifications	29
18.13	TMS370Cx5xA and TMS370Cx5xB Specifications 18-3	14
18.14	TMS370Cx6xA Specifications	13
18.15	TMS370Cx7xA Specifications	i1
18.16	TMS370Cx8xA Specifications	7
18.17	TMS370Cx9xA Specifications	i 2
18.18	TMS370CxAxA Specifications	38
18.19	TMS370CxBxA Specifications	73
18.20	TMS370CxCxA Specifications	79
18.21	SCI Timings	;4
18.22	SPI Timings	36
18.23	Analog-to-Digital Converter 1 (ADC1) Module Specifications 18-8	39
18.24	Analog-to-Digital Converter 2 (ADC2) Module Specifications 18-9)2
18.25	Analog-to-Digital Converter 3 (ADC3) Module Specifications 18-9)4

18.1 Timing Parameter Symbols

Timing parameter symbols occur throughout this chapter. They were created in accordance with JEDEC standard 100A. To keep the symbols short, some of the signal names and other operational terms were abbreviated as follows:

Α	Address	RXD	SCIRXD
AR	Array mode	S	Slave mode
В	Byte mode	SC	SYSCLK
CI	XTAL2/CLKIN	SCC	SCICLK
D	Data	SIMO	SPISIMO
E	EDS	SOMI	SPISOMI
FE	Final	SPC	SPICLK
ΙE	Initial	TXD	SCITXD
M	Master mode	W	Write
PGM	Programming	WT	WAIT
R	Read		

Lowercase subscripts and their meanings are:

С	Cycle time (period)	r	Rise time
d	Delay time	su	Setup time
f	Fall time	V	Valid time
h	Hold time	w	Pulse duration (width)


The following additional letters are used with these meanings:

П	підп	V	valiu
L	Low	Z	High impedance

18.2 Parameter Measurements

All timings are calculated between high and low measurement points as indicated in Figure 18–1.

Figure 18-1. Measurement Points for Timings



18.3 Absolute Maximum Ratings for All TMS370 Devices

For all TMS370 devices, Table 18–1 provides the absolute maximum ratings over the operating free-air temperature range. This operating free-air temperature range is specified for your device in its respective section of this chapter.

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions for the specific device is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18–1. Absolute Maximum Ratings Over Operating Free-Air Temperature Range (See Note 1)

Parameter		Maximum Rating
Supply voltage range, V _C	CC (see Note 1)	-0.6 V to 7 V
Input voltage range	All pins except MC	-0.6 V to 7 V
	MC	-0.6 V to 14 V
Input clamp current, I _{IK} (V	V _I < 0 V or V _I > V _{CC})	± 20 mA
Output clamp current, IOK	$(V_O < 0 \text{ V or } V_O > V_{CC})$	± 20 mA
Continuous output current	t per buffer, I _O (V _O = 0 V to V _{CC}) (see Note 2)	± 10 mA
Maximum supply current,	lcc	170 mA
Maximum supply current,	I _{SS}	-170 mA
Continuous power dissipation	TMS370Cx0xA, TMS370Cx0x, TMS370Cx1xA, TMS370Cx1xB, TMS370CxCxA	500 mW
	TMS370Cx32A	800 mW
	TMS370Cx2xA, TMS370Cx2x, TMS370Cx36A, TMS370Cx4xA, TMS370Cx5xA, TMS370Cx5xB, TMS370Cx6xA, TMS370Cx7xA, TMS370Cx8xA, TMS370Cx9xA, TMS370CxAxA, TMS370CxBxA	1 W
Storage temperature rang	ge, T _{stg}	-65°C to 150°C

Notes: 1) Unless otherwise noted, all voltage values are with respect to VSS (ground).


Electrical Specifications and Timings

Electrical characteristics are specified with all output buffers loaded with the specified I_O. Exceeding the specified I_O in any buffer may affect the levels on other buffers.

18.4 External Crystal/Clock Connections and Typical Circuits for Loads and Buffers

Figure 18–2 illustrates how to connect the crystal/ceramic resonator and the external clock signal. This figure is valid for all TMS370 family devices.

Figure 18-2. Recommended Crystal/Clock Connections




Notes: 1) The crystal/ceramic resonator frequency is four times the reciprocal of the system clock period.

2) The values of C1 and C2 are typically 15 pF and the value of C3 is typically 50 pF. See the manufacturer's recommendations for ceramic resonators.

Figure 18–3 is an output load circuit that you can use for any TMS370 device.


Figure 18-3. Typical Output Load Circuit




Case 1: $V_O = V_{OH} = 2.4 \text{ V}$; Load Voltage = 0 V Case 2: $V_O = V_{OL} = 0.4 \text{ V}$; Load Voltage = 2.1 V

Note: All measurements are made with the pin loading as shown unless otherwise noted. All measurements are made with XTAL2/CLKIN driven by an external square wave signal with a 50% duty cycle and rise and fall times less than 10 ns unless otherwise stated.

Figure 18-4. Typical Buffer Circuitry






18.5 General-Purpose Output Signal Timings

Refer to Sections 18.1 and 18.2 for timing symbol definitions and parameter measurement points. The timings shown in this section are valid for all TMS370 family devices.

Table 18–2. General-Purpose Output Signal Timing Requirements

Parameter		Min	Nom	Max	Unit
t _r	Rise time		30		ns
t _f	Fall time		30		ns

Figure 18-5. Switching Time Measurement Points



18.6 EPROM/EEPROM Specifications

Refer to Sections 18.1 and 18.2 for timing symbol definitions and parameter measurement points. The timings shown in this section are valid for all 'C702, 'C722, 'CxxxA, and 'CxxxB family devices except the 'C3xxA device.

Table 18-3. EEPROM Timing Requirements for Programming

Parameter			Max	Unit
t _{w(PGM)B}	Pulse duration, programming signal to ensure valid data is stored (byte mode)	10		ms
t _{w(PGM)} AR	Pulse duration, programming signal to ensure valid data is stored (array mode)	20		ms

Table 18-4. Recommended EPROM Operating Conditions for Programming

Parameter	Parameter			Nom	Max	Unit
V _{CC}	Supply voltage		4.75	5.5	6	٧
V _{PP}	Supply voltage at MC pin		13	13.2	13.5	٧
IPP	Supply current at MC pin during programming (V _{PP} = 13 V)			30	50	mA
SYSCLK	System clock operating frequency Divide-by-4 clock		0.5		5	MHz
		Divide-by-1 clock	2		5	MHz

Table 18-5. EPROM Timing Requirements for Programming

Parameter		Min	Nom	Max	Unit
^t w(EPGM)	Pulse duration, programming signal (see Note)	0.40	0.50	3	ms

Note: Programming pulse is active when both EXE (EPCTL.0) and VPPS (EPCTL.6) are set.

Note:

The parameters V_{PP} and $t_{w(EPGM)}$ for EPROM are different for the TMS370Cxxx devices (vs. the TMS370CxxxA or TMS370CxxxB devices). Refer to subsection A.9.3, *Differences in EPROM Specifications*, on page A-10.

18.7 TMS370Cx0xA and TMS370Cx0x Specifications

The tables in this section give specifications that apply to the devices in the TMS370Cx0xA and TMS370Cx0x categories. These devices include the TMS370C002A, TMS370C302A, TMS370C702, and SE370C702.

18.7.1 TMS370Cx0xA and TMS370Cx0x Electrical Specifications

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions in Table 18–6 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18–6. Recommended Operating Conditions (See Note 1)

Paran	neter		Min	Nom	Max	Unit
Vcc	Supply voltage (see Note 1)	Supply voltage (see Note 1)			5.5	٧
	RAM data-retention supply vo	Itage (see Note 2)	3		5.5	V
V _{IL}	Low-level input voltage	All pins except MC	V _{SS}		0.8	٧
		MC, normal operation	V _{SS}		0.3	٧
V _{IH}	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		V _{CC}	٧
		XTAL2/CLKIN	0.8V _{CC}		V _{CC}	٧
		RESET	0.7V _{CC}		Vcc	٧
V _{MC}	MC (mode control) voltage	EEPROM write-protect override (WPO) mode	11.7	12	13	٧
		EPROM programming voltage (V _{PP})	13	13.2	13.5	٧
		Microcomputer mode	V _{SS}		0.3	٧
T _A	Operating free-air tempera-	L version	0		70	°C
	ture	A version	-40		85	°С
		T version	-40		105	°C

Notes:

- 1) Unless otherwise noted, all voltage values are with respect to VSS (ground).
- 2) RESET must be activated externally when V_{CC} or SYSCLK is out of the recommended operating range.

Table 18–7. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Param	Parameter		Test Conditions	Min	Тур	Max	Unit
V _{OL}	Low-level output vo	ltage	I _{OL} = 1.4 mA			0.4	٧
V _{OH}	High-level output vo	oltage	I _{OH} = -50 μA	0.9V _{CC}			V
			I _{OH} = −2 mA	2.4			V
Iį	Input current	MC	0 V ≤ V _I ≤ 0.3 V			10	μΑ
			0.3 V < V _I ≤ 13 V			650	μΑ
			12 V ≤ V _I ≤ 13 V (see Note 1)			50	mA
		I/O pins	$0 \ V \le V_I \le V_{CC}$			±10	μΑ
loL	Low-level output cu	ırrent	V _{OL} = 0.4 V	1.4			mA
Іон	High-level output co	urrent	V _{OH} = 0.9V _{CC}	-50			μΑ
			V _{OH} = 2.4 V	-2			mA
lcc	Supply current (operating mode) OSC POWER bit = 0 (see Note 4)		See Notes 2 and 3 SYSCLK = 5 MHz		20	36	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		13	25	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		5	11	mA
lcc	Supply current (ST/OSC POWER bit =	,	See Notes 2 and 3 SYSCLK = 5 MHz		10	17	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		6.5	11	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		2	3.5	mA
lcc	Supply current (ST/OSC POWER bit =	,	See Notes 2 and 3 SYSCLK = 3 MHz		4.5	8.6	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		1.5	3.0	mA
Icc	Supply current (HA	LT mode)	See Note 2 XTAL2/CLKIN < 0.2 V		1	30	μΑ

Notes:

- 1) Input current Ipp is a maximum of 50 mA only when EPROM is being programmed.
- 2) Single-chip mode, ports configured as inputs or as outputs with no load. All inputs ≤ 0.2 V or ≥ V_{CC} − 0.2 V.
- 3) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5-MHz SYSCLK, this extra current = 0.01 mA x (total load capacitance + crystal capacitance in pF).
- 4) Maximum operating current = 5.6 (SYSCLK) + 8 mA.
- 5) Maximum standby current = 3 (SYSCLK) + 2 mA (OSC POWER bit = 0).
- 6) Maximum standby current = 2.24 (SYSCLK) + 1.9 mA (OSC POWER bit = 1, only valid up to 3 MHz of SYSCLK).

Electrical Specifications and Timings

18.7.2 TMS370Cx0xA and TMS370Cx0x Timings

Refer to Sections 18.1 and 18.2 (both on page 18-2) for timing symbol definitions and parameter measurement points.

Table 18–8. External Clocking Requirements for Divide-by-4 Clock (See Note 1)

No.	Parameter	Parameter Parame			Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	^t r(Cl)	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	Crystal operating frequency	2	20	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	0.5	5	MHz

- Notes: 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–6.
 - 2) This pulse can be either a high pulse, as illustrated in Figure 18-6, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
 - 3) SYSCLK = CLKIN/4

Figure 18-6. External Clock Timing for Divide-by-4 Clock




Table 18-9. External Clocking Requirements for Divide-by-1 Clock (PLL) (see Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN	CLKIN Crystal operating frequency		5	MHz
	SYSCLK	SYSCLK Internal system clock operating frequency (see Note 3)		5	MHz

Notes: 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–6.

- 2) This pulse can be either a high pulse, as illustrated in Figure 18–7, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
- 3) SYSCLK = CLKIN/1

Figure 18-7. External Clock Timing for Divide-by-1 Clock





Table 18–10. Switching Characteristics and Timing Requirements (See Note)

No.	Parameter	Parameter			Max	Unit
5	t _c Cycle time, SYSCLK		Divide-by-4 clock	200	2000	ns
			Divide-by-1 clock	200	500	ns
6	t _{w(SCL)}	Pulse duration, SYSCLK low		0.5t _c – 20	0.5t _c	ns
7	t _{w(SCH)}	Pulse duration, SYSCLK high		0.5t _c	0.5t _c + 20	ns

Note: t_c = system clock cycle time = 1/SYSCLK

Figure 18-8. SYSCLK TIming



Electrical Specifications and Timings

18.8 TMS370Cx1xA and TMS370Cx1xB Specifications

The tables in this section give specifications that apply to the devices in the TMS370Cx1xA and the TMS370Cx1xB categories. These devices include the TMS370C010A, TMS370C012A, TMS370C310A, TMS370C311A, TMS370C312A, TMS370C712B, SE370C712A, and SE370C712B.

18.8.1 TMS370Cx1xA and TMS370Cx1xB Electrical Specifications

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions in Table 18–11 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18-11. Recommended Operating Conditions (See Note 1)

Parai	neter		Min	Nom	Max	Unit
v _{cc}	Supply voltage (see Note 1)			5	5.5	٧
	RAM data-retention supply v	roltage (see Note 2)	3		5.5	٧
V _{IL}	Low-level input voltage	All pins except MC	V _{SS}		0.8	٧
		MC, normal operation	V _{SS}		0.3	٧
V _{IH}	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		V _{CC}	٧
		XTAL2/CLKIN	0.8V _{CC}		v _{cc}	V
		RESET	0.7V _{CC}		Vcc	٧
V _{MC}	MC (mode control) voltage	EEPROM write-protect override (WPO) mode	11.7	12	13	٧
		EPROM programming voltage (V _{PP})	13	13.2	13.5	٧
		Microcomputer mode	V _{SS}		0.3	V
T _A	Operating free-air tempera-	L version	0		70	°C
	ture	A version	-40		85	°C
		T version	-40		105	°C

Notes: 1) Unless otherwise noted, all voltage values are with respect to VSS (ground).

²⁾ RESET must be externally activated when V_{CC} or SYSCLK is not within the recommended operating range.

Table 18–12. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Parame	eter		Test Conditions	Min	Тур	Max	Unit
V _{OL}	Low-level output vo	oltage	I _{OL} = 1.4 mA			0.4	V
V _{OH}	High-level output ve	oltage	I _{OH} = -50 μA	0.9V _{CC}			V
			I _{OH} = −2 mA	2.4			V
Iį	Input current	MC	$0 \text{ V} \leq \text{V}_{\text{I}} \leq 0.3 \text{ V}$			10	μΑ
			0.3 V < V _I ≤ 13 V			650	μΑ
			12 V ≤ V _I ≤ 13 V (see Note 1)			50	mA
		I/O pins	$0 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}$			± 10	μΑ
l _{OL}	Low-level output cu	Low-level output current		1.4			mA
ЮН	High-level output co	urrent	V _{OH} = 0.9V _{CC}	-50			μΑ
			V _{OH} = 2.4 V	-2			mA
lcc	Supply current (operating mode) OSC POWER bit = 0 (see Note 4)		See Notes 2 and 3 SYSCLK = 5 MHz		20	36	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		13	25	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		5	11	mA
Icc	Supply current (ST. OSC POWER bit =		See Notes 2 and 3 SYSCLK = 5 MHz		10	17	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		6.5	11	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		2	3.5	mA
lcc	Supply current (ST	,	See Notes 2 and 3 SYSCLK = 3 MHz		4.5	8.6	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		1.5	3.0	mA
Icc	Supply current (HA	LT mode)	See Note 2 XTAL2/CLKIN < 0.2 V		1	30	μА

Notes: 1)

- 1) Input current Ipp is a maximum of 50 mA only when EPROM is being programmed.
- 2) Single-chip mode, ports configured as inputs or as outputs with no load. All inputs ≤ 0.2 V or ≥ V_{CC} − 0.2 V.
- 3) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5-MHz SYSCLK, this extra current = 0.01 mA × (total load capacitance + crystal capacitance in pF).
- 4) Maximum operating current = 5.6(SYSCLK) + 8 mA.
- 5) Maximum standby current = 3(SYSCLK) + 2 mA (OSC POWER bit = 0).
- 6) Maximum standby current = 2.24(SYSCLK) + 1.9 mA (OSC POWER bit = 1; valid only up to 3-MHz SYSCLK).

Electrical Specifications and Timings

18.8.2 TMS370Cx1xA and TMS370Cx1xB Timings

Refer to Sections 18.1 and 18.2 (both on page 18-2) for timing symbol definitions and parameter measurement points.

Table 18–13. External Clocking Requirements for Divide-by-4 Clock (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	Crystal operating frequency	2	20	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	0.5	5	MHz

- Notes: 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–11.
 - 2) This pulse may be either a high pulse, as illustrated in Figure 18-9, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
 - 3) SYSCLK = CLKIN/4

Figure 18–9. External Clock Timing for Divide-by-4 Clock




Table 18–14. External Clocking Requirements for Divide-by-1 Clock (PLL) (see Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN Crystal operating frequency		2	5	MHz
	SYSCLK	SYSCLK Internal system clock operating frequency (see Note 3)		5	MHz

Notes: 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–11.

- 2) This pulse may be either a high pulse, as illustrated in Figure 18–10, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
- 3) SYSCLK = CLKIN/1

Figure 18-10. External Clock Timing for Divide-by-1 Clock





Table 18–15. Switching Characteristics and Timing Requirements (see Note)

No.	Parameter			Min	Max	Unit
5	t _c Cycle time, SYSCLK Divide		Divide-by-4 clock	200	2000	ns
			Divide-by-1 clock	200	500	ns
6	tw(SCL)	Pulse duration, SYSCLK low		0.5t _c – 20	0.5t _c	ns
7	tw(SCH)	Pulse duration, SYSCLK high		0.5t _c	0.5t _c + 20	ns

Note: t_c = system clock cycle time = 1/SYSCLK

Figure 18-11. SYSCLK Timing



Electrical Specifications and Timings

18.9 TMS370Cx2xA and TMS370Cx2x Specifications

The tables in this section give specifications that apply to the devices in the TMS370Cx2xA TMS370Cx2x categories. These devices include the TMS370C022A, TMS370C320A, TMS370C020A. TMS370C322A, TMS370C722, and SE370C722.

18.9.1 TMS370Cx2xA and TMS370Cx2x Electrical Specifications

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions in Table 18–16 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18–16. Recommended Operating Conditions (See Note 1)

Paran	neter		Min	Nom	Max	Unit
V _{CC}	Supply voltage	Supply voltage			5.5	٧
	RAM data-retention supply vo	RAM data-retention supply voltage (see Note 2)				٧
VIL	Low-level input voltage	All pins except MC	V _{SS}		0.8	٧
		MC, normal operation	V _{SS}		0.3	٧
V _{IH}	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		V _{CC}	V
		XTAL2/CLKIN	0.8V _{CC}		Vcc	٧
		RESET	0.7V _{CC}		vcc	V
V _{MC}	MC (mode control) voltage	EEPROM write-protect override (WPO) mode	11.7	12	13	٧
		EPROM programming voltage (V _{PP})	13	13.2	13.5	V
		Microcomputer mode	V _{SS}		0.3	٧
T _A	Operating free-air tempera-	L version	0		70	°C
	ture	A version	-40		85	°C
		T version	-40		105	°C

- Notes: 1) Unless otherwise noted, all voltages are with respect to VSS (ground).
 - 2) RESET must be externally activated when V_{CC} or SYSCLK is out of the recommended operating range.

Table 18-17. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Paramo	eter		Test Conditions	Min	Тур	Max	Unit
V _{OL}	Low-level output vo	oltage	I _{OL} = 1.4 mA			0.4	٧
V _{OH}	High-level output v	oltage	I _{OH} = -50 μA	0.9V _{CC}			٧
			$I_{OH} = -2 \text{ mA}$	2.4			٧
I _I	Input current	МС	0 V < V _I ≤ 0.3 V			10	μА
			0.3 V < V _I ≤ 13 V			650	μА
			12 V ≤ V _I ≤ 13 V (see Note 1)			50	mA
		I/O pins	$0 \ V \le V_I \le V_{CC}$			±10	μА
l _{OL}	Low-level output current		V _{OL} = 0.4 V	1.4			mA
I _{OH}	High-level output current		$V_{OH} = 0.9V_{CC}$	-50			μА
			V _{OH} = 2.4 V	-2			mA
Icc	Supply current (operating mode) OSC POWER bit = 0 (see Note 4)		See Notes 2 and 3 SYSCLK = 5 MHz		30	45	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		20	30	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		7	11	mA
lcc	Supply current (ST OSC POWER bit =		See Notes 2 and 3 SYSCLK = 5 MHz		10	17	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		8	11	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		2	3.5	mA
Icc	'''	Supply current (STANDBY mode) OSC POWER bit = 1 (see Note 6)			6	8.6	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		2	3.0	mA
lcc	Supply current (HA	LT mode)	See Note 2 XTAL2/CLKIN < 0.2 V		2	30	μА

- Notes: 1) Input current Ipp is a maximum of 50 mA only when EPROM is being programmed.
 - 2) Single-chip mode, ports configured as inputs or as outputs with no load. All inputs \leq 0.2 V or \geq V_{CC} 0.2 V.
 - 3) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5-MHz SYSCLK, this extra current = 0.01 mA × (total load capacitance + crystal capacitance in pF).
 - 4) Maximum operating current = 7.6(SYSCLK) + 7 mA.
 - 5) Maximum standby current = 3(SYSCLK) + 2 mA (OSC POWER bit = 0).
 - 6) Maximum standby current = 2.24(SYSCLK) + 1.9 mA (OSC POWER bit = 1; valid only up to 3-MHz SYSCLK).

Electrical Specifications and Timings

18.9.2 TMS370Cx2xA and TMS370Cx2x Timings

Refer to Sections 18.1 and 18.2 (both on page 18-2) for timing symbol definitions and parameter measurement points.

Table 18–18. External Clocking Requirements for Divide-by-4 Clock (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	Crystal operating frequency	2	20	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	0.5	5	MHz

- Notes: 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–16.
 - 2) This pulse may be either a high pulse, as illustrated in Figure 18-12, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
 - 3) SYSCLK = CLKIN/4

Figure 18–12. External Clock Timing for Divide-by-4 Clock




Table 18–19. External Clocking Requirements for Divide-by-1 Clock (PLL) (See Note 1)

No.	Parameter	Parameter			Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)			ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN	CLKIN Crystal operating frequency		5	MHz
	SYSCLK	SYSCLK Internal system clock operating frequency (see Note 3)		5	MHz

Notes: 1) For V_{IL} and V_{IH} , refer to recommended operating conditions in Table 18–16.

- 2) This pulse can be either a high pulse, as illustrated in Figure 18–13, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
- 3) SYSCLK = CLKIN/1

Figure 18-13. External Clock Timing for Divide-by-1 Clock





Table 18-20. Switching Characteristics and Timing Requirements (See Note)

No.	Parameter			Min	Max	Unit
5	t _c	Cycle time, SYSCLK Divide-by-4 clock 2		200	2000	ns
			Divide-by-1 clock	200	500	
6	tw(SCL)	Pulse duration, SYSCLK low		0.5t _c – 20	0.5t _c	ns
7	t _{w(SCH)}	Pulse duration, SYSCLK high		0.5t _c	0.5t _c + 20	ns

Note: t_c = system-clock cycle time = 1/SYSCLK

Figure 18-14. SYSCLK Timing



Electrical Specifications and Timings

18.10 TMS370Cx32A Specifications

The tables in this section give specifications that apply to the devices in the TMS370Cx32A category. These devices include the TMS370C032A, TMS370C332A, TMS370C732A, and SE370C732A.

18.10.1 TMS370Cx32A Electrical Specifications

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions in Table 18–21 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18–21. Recommended Operating Conditions (See Note 1)

Param	neter		Min	Nom	Max	Unit
V _{CC1}	Supply voltage	4.5	5	5.5	٧	
	RAM data-retention supply v	RAM data-retention supply voltage (see Note 2)			5.5	٧
V _{CC3}	Analog supply voltage		4.5	5	5.5	٧
V _{SS3}	Analog supply ground	-0.3	0	0.3	٧	
V _{IL}	Low-level input voltage	All pins except MC	V _{SS1}		0.8	٧
		MC, normal operation	V _{SS1}		0.3	٧
V _{IH}	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		V _{CC1}	٧
		XTAL2/CLKIN	0.8V _{CC1}		V _{CC1}	٧
		RESET	0.7V _{CC1}		V _{CC1}	٧
V _{MC}	MC (mode control) voltage	EEPROM write-protect override (WPO) mode	11.7	12	13	٧
		EPROM programming voltage (V _{PP})	13	13.2	13.5	٧
		Microcomputer mode	V _{SS1}		0.3	٧
T _A	Operating free-air tempera-	L version	0		70	°C
	ture	A version	-40		85	°C
		T version	-40		105	°С

- Notes: 1) Unless otherwise noted, all voltage values are with respect to V_{SS1}.
 - 2) RESET must be externally activated when V_{CC1} or SYSCLK is not within the recommended operating range.

Table 18-22. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Parameter		Test Conditions	Min	Тур	Max	Unit	
V _{OL}	Low-level output vo	tage	I _{OL} = 1.4 mA			0.4	V
V _{OH}	High-level output voltage		I _{OH} = -50 μA	0.9V _{CC}			V
			$I_{OH} = -2 \text{ mA}$	2.4			V
l _l	Input current	МС	$0 \text{ V} \le \text{V}_{\text{I}} \le 0.3 \text{ V}$			10	μА
			$0.3 \text{ V} < \text{V}_{\text{I}} \le 13 \text{ V}$			650	μΑ
			$12 \text{ V} \le \text{V}_{\text{I}} \le 13 \text{ V}$ (see Note 1)			50	mA
		I/O pins	$0\ V \le V_I \le V_{CC1}$			± 10	μА
loL	Low-level output cu	rrent	V _{OL} = 0.4 V	1.4			mA
I _{OH}	High-level output cu	rrent	V _{OH} = 0.9V _{CC1}	-50			μА
			V _{OH} = 2.4 V	-2			mA
I _{CC1}	Supply current (operating mode) OSC POWER bit = 0		See Notes 2 and 3 SYSCLK = 5 MHz		35	45	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		25	35	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		10	14	mA
I _{CC1}	Supply current (STA		See Notes 2 and 3 SYSCLK = 5 MHz		12	17	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		8	13	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		3	4	mA
I _{CC1}		Supply current (STANDBY mode) OSC POWER bit = 1			6	8.6	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		2	3.0	mA
I _{CC1}	Supply current (HALT mode)		See Note 2 XTAL2/CLKIN < 0.2 V		15	40	μА

- Notes: 1) Input current Ipp is a maximum of 50 mA only when EPROM is being programmed.
 - 2) Single-chip mode, ports configured as inputs or as outputs with no load. All inputs \leq 0.2 V or \geq V CC1 0.2 V.
 - 3) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5-MHz SYSCLK, this extra current = 0.01 mA × (total load capacitance + crystal capacitance in pF).

Electrical Specifications and Timings

18.10.2 TMS370Cx32A Timings

Refer to Sections 18.1 and 18.2 (both on page 18-2) for timing symbol definitions and parameter measurement points.

Table 18–23. External Clocking Requirements For Divide-by-4 Clock (See Note 1)

No.	Parameter	arameter			Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	CLKIN Crystal operating frequency		20	MHz
	SYSCLK	SYSCLK Internal system clock operating frequency (see Note 3)		5	MHz

- **Notes:** 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–21.
 - 2) This pulse may be either a high pulse, as illustrated in Figure 18-15, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
 - 3) SYSCLK = CLKIN/4

Figure 18–15. External Clock Timing for Divide-by-4 Clock




Table 18–24. External Clocking Requirements for Divide-by-1 Clock (PLL) (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	all time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN	CLKIN Crystal operating frequency		5	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	2	5	MHz

 $\textbf{Notes:} \quad \text{1) For V}_{IL} \text{ and V}_{IH}, \text{ refer to recommended operating conditions in Table 18-21}.$

- 2) This pulse can be either a high pulse, as illustrated in Figure 18–16, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
- 3) SYSCLK = CLKIN/1

Figure 18-16. External Clock Timing for Divide-by-1 Clock





Table 18-25. Switching Characteristics and Timing Requirements (See Note)

No.	Parameter	Parameter			Max	Unit
5	t _c	Cycle time, SYSCLK Divide-by-4 clock 2		200	2000	ns
			Divide-by-1 clock	200	500	
6	t _{w(SCL)}	Pulse duration, SYSCLK low		0.5t _c -20	0.5t _c	ns
7	t _{w(SCH)}	Pulse duration, SYSCLK high		0.5t _c	0.5t _c + 20	ns

Note: t_c = system clock cycle time = 1/SYSCLK

Figure 18-17. SYSCLK Timing



Electrical Specifications and Timings

18.11 TMS370Cx36A Specifications

The tables in this section give specifications that apply to the devices in the TMS370Cx36A category. These devices include the TMS370C036A, TMS370C736A, and SE370C736A.

18.11.1 TMS370Cx36A Electrical Specifications

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions in Table 18–26 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18–26. Recommended Operating Conditions (See Note 1)

Parameter			Min	Nom	Max	Unit
V _{CC1}	Supply voltage		4.5	5	5.5	٧
	RAM data-retention su	ipply voltage (see Note 2)	3		5.5	٧
V _{CCSTBY}	Standby RAM supply	voltage	4.5	5	5.5	٧
V _{CCSTBY}	Standby RAM data ret	Standby RAM data retention supply voltage (see Note 2)			5.5	٧
V _{CC3}	Analog supply voltage	Analog supply voltage			5.5	٧
V _{SS3}	Analog supply ground	-0.3	0	0.3	٧	
V _{IL}	Low-level input voltage	All pins except MC	V _{SS1}		0.8	٧
		MC, normal operation	V _{SS1}		0.3	٧
V _{IH}	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		V _{CC1}	V
		XTAL2/CLKIN	0.8V _{CC1}		V _{CC1}	٧
		RESET	0.7V _{CC1}		V _{CC1}	٧
V _{MC}	MC (mode control) voltage	EEPROM write-protect override (WPO) mode	11.7	12	13	V
		EPROM programming voltage (V _{PP})	13	13.2	13.5	٧
		Microcomputer mode	V _{SS1}		0.3	٧
T _A	Operating free-air	L version	0		70	°C
	temperature	A version	-40		85	°C
		T version	-40		105	°C

 $\textbf{Notes:} \hspace{0.3in} \textbf{1)} \hspace{0.2in} \textbf{Unless otherwise noted, all voltage values are with respect to V_{SS1}.}$

²⁾ RESET must be externally activated when V_{CC1} or SYSCLK is not within the recommended operating range.

Table 18–27. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Parameter		Test Conditions	Min	Тур	Max	Unit	
V _{OL}	Low-level output voluties	tage, all out-	I _{OL} = 1.4 mA			0.4	٧
V _{OH}	High-level output voltage	All outputs except PACT outputs	I _{OH} = -50 μA	0.9V _{CC1}			V
		PACT outputs	I _{OH} = -50 μA	0.7V _{CC1}			V
		All outputs	I _{OH} = -2 mA	2.4			V
Ι _Ι	Input current	MC pin	0 V < V _I < 0.3 V			10	μА
			$0.3 \text{ V} < \text{V}_{\text{I}} < \text{V}_{\text{CC1}} - 0.3 \text{ V}$			50	μА
			$V_{CC1} - 0.3 < V_{I} < V_{CC1} + 0.3 V$			10	μА
			V _{CC1} + 0.3 V < V _I < 13 V			650	μΑ
		I/O pins	0 V < V _I < V _{CC1}			±10	μА
l _{OL}	Low-level output cur outputs	rent, all	V _{OL} = 0.4 V	1.4			mA
Юн	High-level output cu	rrent, all	V _{OH} = 0.9 V _{CC1}	-50			μА
	outputs		V _{OH} = 2.4 V	-2			mA
I _{CC1}	Supply current (oper OSC POWER bit = 0		See Notes 1 and 2 SYSCLK = 5 MHz		36	45	mA
	Supply current (STANDBY mode) OSC POWER bit = 0		See Notes 1 and 2 SYSCLK = 5 MHz		7	12	mA
	Supply current (HALT mode)		See Notes 1 and 2 XTAL2/CLKIN < 0.2 V		5	30	μА
ICCSTBY	Standby RAM suppl (operating mode) OS bit = 0		SYSCLK = 5 MHz V _{CCSTBY} = 4.5 V		1	1.5	mA

Notes: 1) Single-chip mode, ports configured as inputs or as outputs with no load. All inputs \leq 0.2 V or \geq V_{CC1} - 0.2 V.

2) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5-MHz SYSCLK, this extra current = 0.01 mA × (total load capacitance + crystal capacitance in pF).

18.11.2 TMS370Cx36A Timings

Refer to Sections 18.1 and 18.2 (both on page 18-2) for timing symbol definitions and parameter measurement points.

Table 18–28. External Clocking Requirements for Divide-by-4 Clock (See Note 1)

No.	Parameter	rameter			Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	CLKIN Crystal operating frequency		20	MHz
	SYSCLK	SYSCLK Internal system clock operating frequency (see Note 3)		5	MHz

- Notes: 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–26.
 - 2) This pulse may be either a high pulse, as illustrated in Figure 18-18, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
 - 3) SYSCLK = CLKIN/4

Figure 18–18. External Clock Timing for Divide-by-4 Clock




Table 18–29. External Clocking Requirements For Divide-by-1 Clock (PLL) (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	ıll time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN	CLKIN Crystal operating frequency		5	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	2	5	MHz

Notes: 1) For V_{IL} and V_{IH} , refer to recommended operating conditions in Table 18–26.

- 2) This pulse can be either a high pulse, as illustrated in Figure 18–19, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
- 3) SYSCLK = CLKIN/1

Figure 18–19. External Clock Timing for Divide-by-1 Clock





Table 18–30. Switching Characteristics and Timing Requirements (See Note)

No.	Parameter			Min	Max	Unit
5	t _c	Cycle time, SYSCLK Divide-by-4 clock 2		200	2000	ns
		Divide-by-1 clock		200	500	ns
6	^t w(SCL)	Pulse duration, SYSCLK low		0.5t _c -20	0.5t _c	ns
7	tw(SCH)	Pulse duration, SYSCLK high		0.5t _c	0.5t _c + 20	ns

Note: t_c = system clock cycle time = 1/SYSCLK

Figure 18-20. SYSCLK Timing



18.12 TMS370Cx4xA Specifications

The tables in this section give specifications that apply to the devices in the TMS370Cx4xA category. These devices include the TMS370C040A, TMS370C042A, TMS370C340A, TMS370C342A, TMS370C742A, and SE370C742A.

18.12.1 TMS370Cx4xA Electrical Specifications

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions in Table 18–31 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18–31. Recommended Operating Conditions (See Note 1)

Param	neter		Min	Nom	Max	Unit
Vcc	Supply voltage		4.5	5	5.5	V
	RAM data-retention supply voltage (see Note 2)				5.5	V
V _{CC3}	Analog supply voltage		4.5	5	5.5	V
V _{SS3}	Analog supply ground		-0.3	0	0.3	V
V _{IL}	Low-level input voltage	All pins except MC	V _{SS}		0.8	V
		MC, normal operation	V _{SS}		0.3	V
V _{IH}	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		V _{CC}	V
		XTAL2/CLKIN	0.8V _{CC}		V _{CC}	V
		RESET	0.7V _{CC}		v _{cc}	V
V _{MC}	MC (mode control) voltage	EEPROM write-protect override (WPO) mode	11.7	12	13	V
		Microcomputer mode	V _{SS}		0.3	V
		EPROM programming voltage (V _{PP})	13	13.2	13.5	V
T _A	Operating free-air tem-	L version	0		70	°C
	perature	A version	-40		85	°C
		T version	-40		105	°C

Notes: 1) Unless otherwise noted, all voltage values are with respect to VSS (ground).

²⁾ RESET must be externally activated when V_{CC} or SYSCLK is out of the recommended operating range.

Table 18–32. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Parar	Parameter		Test Conditions	Min	Тур	Max	Unit
V _{OL}	Low-level digital output	voltage	I _{OL} = 1.4 mA			0.4	٧
V _{OH}	High-level output voltage		I _{OH} = -50 μA	0.9V _{CC}			V
			I _{OH} = −2 mA	2.4			V
l _l	Input current	МС	0 V < V _I ≤ 0.3 V			10	μA
			0.3 V < V _I ≤ 13 V			650	μA
			12 V ≤ V _I ≤ 13 V (see Note 6)			50	mA
		I/O pins	$0 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}$			±10	μА
l _{OL}	Low-level output current	•	V _{OL} = 0.4 V	1.4			mA
I _{OH}	High-level output curren	t	$V_{OH} = 0.9V_{CC}$	-50			μΑ
			V _{OH} = 2.4 V	-2			mA
lcc	Supply current (operatin OSC POWER bit = 0 (see	-	See Notes 1 and 2 SYSCLK = 5 MHz		30	45	mA
			See Notes 1 and 2 SYSCLK = 3 MHz		20	30	mA
			See Notes 1 and 2 SYSCLK = 0.5 MHz		7	11	mA
Icc	Supply current (STANDI OSC POWER bit = 0 (see		See Notes 1 and 2 SYSCLK = 5 MHz		10	17	mA
			See Notes 1 and 2 SYSCLK = 3 MHz		8	11	mA
			See Notes 1 and 2 SYSCLK = 0.5 MHz		2	3.5	mA
Icc	Supply current (STANDI OSC POWER bit = 1 (see		See Notes 1 and 2 SYSCLK = 3 MHz		6	8.6	mA
			See Notes 1 and 2 SYSCLK = 0.5 MHz		2	3.0	mA
Icc	Supply current (HALT m	ode)	See Note 1 XTALK2/CLKIN < 0.2 V		2	30	μА

Notes:

- Microcontroller single-chip mode, ports configured as inputs or as outputs with no load. All inputs ≤ 0.2 V or ≥ V_{CC} -0.2 V.
- 2) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5-MHz SYSCLK this extra current = 0.01 mA × (total load capacitance + crystal capacitance in pF).
- 3) Maximum operating current = 7.6(SYSCLK) + 7 mA.
- 4) Maximum standby current = 3(SYSCLK) + 2 mA (OSC POWER bit = 0.)
- 5) Maximum standby current = 2.24(SYSCLK) + 1.9 mA (OSC POWER bit = 1; valid only up to 3-MHz SYSCLK.)
- 6) Input current Ipp is a maximum of 50 mA only when an EPROM is being programmed.

Electrical Specifications and Timings

18.12.2 TMS370Cx4xA Timings

Refer to Sections 18.1 and 18.2 (both on page 18-2) for timing symbol definitions and parameter measurement points.

Table 18–33. External Clocking Requirements for Divide-by-4 Clock (See Note 1)

No.	Parameter			Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	t _d (CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	Crystal operating frequency	2	20	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	0.5	5	MHz

- Notes: 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–31.
 - 2) This pulse can be either a high pulse, as illustrated in Figure 18-21, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
 - 3) SYSCLK = CLKIN/4

Figure 18–21. External Clock Timing for Divide-by-4 Clock




Table 18–34. External Clocking Requirements for Divide-by-1 Clock (PLL) (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	t _d (CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN	Crystal operating frequency	2	5	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	2	5	MHz

 $\textbf{Notes:} \quad \text{1) For V}_{IL} \text{ and V}_{IH}, \text{ refer to recommended operating conditions in Table 18-31}.$

- 2) This pulse can be either a high pulse, as illustrated in Figure 18–22, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
- 3) SYSCLK = CLKIN/1

Figure 18-22. External Clock Timing for Divide-by-1 Clock





Table 18–35. Switching Characteristics and Timing Requirements (See Note)

No.	Parameter			Min	Max	Unit
5	t _c	Cycle time, SYSCLK Divide-by-4 clock		200	2000	ns
			Divide-by-1 clock	200	500	ns
6	tw(SCL)	Pulse duration, SYSCLK low		0.5t _c – 20	0.5t _c	ns
7	tw(SCH)	Pulse duration, SYSCLK high		0.5t _c	0.5t _c + 20	ns

Note: t_C = system-clock cycle time = 1/SYSCLK.

Figure 18–23. SYSCLK Timing



Electrical Specifications and Timings

18.13 TMS370Cx5xA and TMS370Cx5xB Specifications

The tables in this section give specifications that apply to the devices in the TMS370Cx5xA and TMS370Cx5xB categories. These devices include the following:

TMS370C050A	TMS370C150A	TMS370C250A	TMS370C350A
TMS370C052A	TMS370C352A	TMS370C452A	TMS370C353A
TMS370C056A	TMS370C156A	TMS370C256A	TMS370C356A
TMS370C456A	TMS370C756A	SE370C756A	TMS370C058A
TMS370C358A	TMS370C758A	TMS370C758B,	SE370C758A
SE370758B	TMS370C059A	TMS370C759A	SE370C759A

Note:

Some electrical specifications and timings differ for TMS370Cx5x devices. Refer to Appendix A.

18.13.1 TMS370Cx5xA and TMS370Cx5xB Electrical Specifications

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions in Table 18–36 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18–36. Recommended Operating Conditions (See Note 1)

Parameter			Min	Nom	Max	Unit
V _{CC1}	Supply voltage	4.5	5 5.5		٧	
	RAM data-retention	3	5.5		٧	
V _{CC2}	Digital I/O supply	voltage	4.5	5 5.5		٧
V _{CC3}	Analog supply vol	tage	4.5	5 5.5		٧
V _{SS2}	Digital I/O supply	ground	-0.3	0	0.3	٧
V _{SS3}	Analog supply gro	und	-0.3	0	0 0.3	
V _{IL}	Low-level input	All pins except MC	V _{SS1}		0.8	٧
	voltage	MC, normal operation	V _{SS1}		0.3	٧
V _{IH}	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		V _{CC1}	V
		MC (non-WPO mode) V _{CC1} -0.3			V _{CC1} +0.3	٧
		XTAL2/CLKIN 0.8V _{CC}			V _{CC1}	٧
		RESET	0.7V _{CC1}		V _{CC1}	٧
V _{MC}	MC (mode control) voltage	EEPROM write-protect override (WPO) mode	11.7 12		13	V
	(see Note 3)	EPROM programming voltage (V _{PP})	ogramming voltage (V _{PP}) 13 13.		13.5	٧
		Microprocessor mode	V _{CC1} -0.3 V _{CC}		V _{CC1} +0.3	٧
		Microcomputer mode	V _{SS1}		0.3	٧
T _A	Operating free-	L version	0 7		70	°C
	air temperature	A version	-40		85	°C
		T version	-40		105	°C

- Notes: 1) Unless otherwise noted, all voltage values are with respect to V_{SS1}.
 - 2) RESET must be externally activated when V_{CC1} or SYSCLK is not within the recommended operating range.
 - 3) The basic microcomputer and microprocessor operating modes are selected by the voltage level applied to the dedicated MC pin two system-clock cycles (2t_c) before RESET goes inactive (high). The WPO mode can be selected any time a sufficient voltage is present on MC.

You cannot use the internal connectors between pins (e.g., the connector between V_{SS1} and V_{SS2}) for a jumper from one side of the chip to another.

Electrical Specifications and Timings

Table 18–37. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Parameter			Test Conditions	Min	Тур	Max	Unit
V _{OL}	Low-level output voltage (see Note 1)		I _{OL} = 1.4 mA			0.4	٧
V _{OH}	High-level output voltage		I _{OH} = -50 μA	0.9V _{CC}			V
			I _{OH} = −2 mA	2.4			V
l _l	Input current	MC	0 V < V _I ≤ 0.3 V			10	μΑ
			0.3 V < V _I < V _{CC1} - 0.3 V			50	μΑ
			$V_{CC1} - 0.3 \text{ V} \le V_{I} \le V_{CC1} + 0.3 \text{ V}$			10	μΑ
			V _{CC1} + 0.3 V < V _I ≤ 13 V			650	μΑ
			12 V ≤ V _I ≤ 13 V (see Note 2)			50	mA
		I/O pins	$0 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC1}}$			±10	μΑ
l _{OL}	Low-level output current (see Note 1)		V _{OL} = 0.4 V	1.4			mA
Юн	High-level output current		V _{OH} = 0.9V _{CC1}	-50			μА
			V _{OH} = 2.4 V	-2			mA
I _{CC1}	Supply current (operating mode) OSC POWER bit = 0 (see Note 5)	TMS370Cx50A TMS370Cx52A	See Notes 3 and 4 SYSCLK = 5 MHz		30	45	mA
		TMS370Cx53A TMS370Cx56A TMS370Cx58A TMS370Cx58B			35	56	mA

[†]TMS370Cx59 operates only up to 3-MHz SYSCLK.

Notes: 1) In prior versions of the TMS370 family, IOL was equal to 2 mA for ports A, B, C, and D and RESET.

- 2) Input current Ipp is a maximum of 50 mA only when EPROM is being programmed.
- 3) Single-chip mode, ports configured as inputs or as outputs with no load. All inputs \leq 0.2 V or \geq V_{CC1} 0.2 V.
- 4) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5-MHz SYSCLK, this extra current = 0.01 mA × (total load capacitance + crystal capacitance in pF).
- 5) Maximum operating current for TMS370Cx50A and TMS370Cx52A = 7.6(SYSCLK) + 7 mA. Maximum operating current for the 'Cx53A, 'Cx56A, 'Cx58A, and 'Cx58B = 10(SYSCLK) + 5.8 mA.
- 6) Maximum standby current for the 'Cx5xA and 'Cx5xB = 3(SYSCLK) + 2 mA (OSC POWER bit = 0).
- 7) Maximum standby current for the 'Cx5xA and 'Cx5xB = 2.24(SYSCLK) + 1.9 mA (OSC POWER bit = 1; valid only up to 3-MHz SYSCLK.)

Table 18–37. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range (Continued)

Paran	neter		Test Conditions	Min	Тур	Max	Unit
I _{CC1}	Supply current (operating mode)	TMS370Cx50A TMS370Cx52A	See Notes 3 and 4 SYSCLK = 3 MHz		20	30	mA
	OSC POWER bit = 0 (see Note 5)	TMS370Cx53A TMS370Cx56A TMS370Cx58A TMS370Cx58B			25	36	mA
		TMS370Cx59A [†]			46	55	mA
I _{CC1}	Supply current (operating mode)	TMS370Cx50A TMS370Cx52A	See Notes 3 and 4 SYSCLK = 0.5 MHz		5	11	mA
	OSC POWER bit = 0 (see Note 5)	TMS370Cx53A TMS370Cx56A TMS370Cx58A TMS370Cx58B				18	mA
		TMS370Cx59A†				28	mA
I _{CC1}	Supply current (STAN OSC POWER bit = 0		See Notes 3 and 4 SYSCLK = 5 MHz		12	17	mA
			See Notes 3 and 4 SYSCLK = 3 MHz		8	11	mA
			See Notes 3 and 4 SYSCLK = 0.5 MHz		2.5	3.5	mA
I _{CC1}	Supply current (STAN OSC POWER bit = 1		See Notes 3 and 4 SYSCLK = 3 MHz		6	8.6	mA
			See Notes 3 and 4 SYSCLK = 0.5 MHz		2	3	mA
I _{CC1}	Supply current (HALT	Γ mode)	See Note 3 XTAL2/CLKIN < 0.2 V		2	30	μА

†TMS370Cx59A operates only up to 3-MHz SYSCLK.

- Notes: 1) I then prior versions of the TMS370 family, IOL was equal to 2 mA for ports A, B, C, and D and RESET.
 - 2) Input current Ipp is a maximum of 50 mA only when EPROM is being programmed.
 - 3) Single-chip mode, ports configured as inputs or as outputs with no load. All inputs ≤ 0.2 V or ≥ V_{CC1} 0.2 V.
 - 4) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5-MHz SYSCLK, this extra current = 0.01 mA × (total load capacitance + crystal capacitance in pF).
 - 5) Maximum operating current for the 'Cx50A and 'Cx52A = 7.6(SYSCLK) + 7 mA. Maximum operating current for the 'Cx53A, 'Cx56A, 'Cx58A and 'Cx58B = 10(SYSCLK) + 5.8 mA.
 - 6) Maximum standby current for the 'Cx5xA and 'Cx5xB = 3(SYSCLK) + 2 mA (OSC POWER bit = 0).
 - 7) Maximum standby current for the 'Cx5xA and 'Cx5xB = 2.24(SYSCLK) + 1.9 mA (OSC POWER bit = 1; valid only up to 3-MHz SYSCLK.)

Electrical Specifications and Timings

18.13.2 TMS370Cx5xA and TMS370Cx5xB Timings

Refer to Sections 18.1 and 18.2 (both on page 18-2) for timing symbol definitions and parameter measurement points.

Table 18–38. External Clocking Requirements for Divide-by-4 Clock (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(Cl)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _f (CI)	Fall time, XTAL2/CLKIN		30	ns
4	td(CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	Crystal operating frequency (see Note 3)	2	20	MHz
	SYSCLK	Internal system clock operating frequency (see Notes 4 and 5)	0.5	5	MHz

- Notes: 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–36.
 - 2) This pulse can be either a high pulse, as illustrated in Figure 18-24, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
 - 3) TMS370Cx59A operates up to 12-MHz CLKIN.
 - 4) TMS370Cx59A operates up to 3-MHz SYSCLK.
 - 5) SYSCLK = CLKIN/4

Figure 18–24. External Clock Timing for Divide-by-4 Clock




Table 18–39. External Clocking Requirements for Divide-by-1 Clock (PLL) (see Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN	Crystal operating frequency (see Note 3)	2	5	MHz
	SYSCLK	Internal system clock operating frequency (see Notes 4 and 5)	2	5	MHz

- Notes: 1) For V_{IL} and V_{IH} , refer to recommended operating conditions in Table 18–36.
 - 2) This pulse can be either a high pulse, as illustrated in Figure 18-25, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
 - 3) TMS370Cx59A operates up to 3-MHz CLKIN (for the divide-by-1 clock option).
 - 4) TMS370Cx59A operates up to 3-MHz SYSCLK.
 - 5) SYSCLK = CLKIN/1

Figure 18-25. External Clock Timing for Divide-by-1 Clock




Table 18–40. Switching Characteristics and Timing Requirements for External Read and Write (See Note 1)

No.	Parameter			Min	Max	Unit
5	t _c	Cycle time, SYSCLK	Divide-by-4 clock	200	2000	ns
			Divide-by-1 clock (PLL)	200	500	ns
6	t _{w(SCL)}	Pulse duration, SYSCLK low		0.5t _c - 25	0.5t _c	ns
7	t _{w(SCH)}	Pulse duration, SYSCLK high		0.5t _c	0.5t _c + 20	ns
8	t _d (SCL-A)	Delay time, SYSCLK low to advalid	dress, R/\overline{W} , and \overline{OCF}		0.25t _c + 75	ns
9	t _{v(A)}	Valid time, address valid to ED CSH2, CSH3, and CSPF low	S, CSE1, CSE2, CSH1,	0.5t _c – 90		ns
10	t _{su(D)}	Setup time, write data to EDS I	nigh	0.75t _c – 80 See Note 2		ns
11	t _{h(EH-A)}	Hold time, address, R/W, and CSE2, CSH1, CSH2, CSH3, at		0.5t _c – 60		ns
12	t _{h(EH-D)W}	Hold time, write data from EDS	high	0.75t _c + 15		ns
13	^t d(DZ-EL)	Delay time, data bus high impe (read cycle)	dance to EDS low	0.25t _c – 35		ns
14	t _{d(EH-D)}	Delay time, EDS high to data b	us enable (read cycle)	1.25t _c - 40		ns
15	t _{d(EL-DV)R}	Delay time, EDS low to read da	ata valid		t _c – 95 See Note 2	ns
16	t _{h(EH-D)R}	Hold time, read from EDS high		0		ns
17	t _{su(WT-SCH)}	Setup time, WAIT to SYSCLK I	nigh	0.25t _c + 70 See Note 3		ns
18	t _{h(SCH-WT)}	Hold time, WAIT time from SYS	SCLK high	0		ns
19	t _{d(EL-WTV)}	Delay time, EDS low to WAIT v	alid		0.5t _c - 60	ns
20	t _w	Pulse duration, EDS, CSE1, CSCSH3, and CSPF low	SE2, CSH1, CSH2,	t _c – 80 See Note 2	t _c + 40 See Note 2	ns
21	^t d(AV-DV)R	Delay time, address valid to rea	ad data valid		1.5t _c – 115 See Note 2	ns
22	t _d (AV-WTV)	Delay time, address valid to W	AIT valid		t _c – 115	ns
23	t _{d(AV-EH)}	Delay time, address valid to EC	OS high (end of write)	1.5t _c – 85 See Note 2		ns

Notes: 1) t_C = system-clock cycle time = 1/SYSCLK

²⁾ If wait states, PFWait, or the autowait feature is used, add $t_{\rm C}$ to this value for each wait state invoked.

³⁾ If the autowait feature is enabled, the WAIT input can assume a "don't care" condition until the third cycle of the access. The WAIT signal must be synchronized with the high pulse of the SYSCLK signal while still conforming to the minimum setup time.





Figure 18-26. External Read Timing

Figure 18–27. External Write Timing



18.14 TMS370Cx6xA Specifications

The tables in this section give specifications that apply to the devices in the TMS370Cx6xA category. These devices include the TMS370C067A, TMS370C068A, TMS370C069A, TMS370C768A, TMS370C769A, SE370C768A, and SE370C769A.

18.14.1 TMS370Cx6xA Electrical Specifications

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions in Table 18–41 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18–41. Recommended Operating Conditions (See Note 1)

Paran	neter		Min	Nom	Max	Unit
V _{CC1}	Supply voltage		4.5	5	5.5	٧
	RAM data-retention	supply voltage (see Note 2)	3		5.5 5.5 5.5 5.5 0.3 0.3 0.8 0.3 V _{CC1} V _{CC1+0.3} V _{CC1} 13 13.5 V _{CC1+0.3}	٧
V _{CC2}	Digital I/O supply vo	oltage	4.5	5	5.5	٧
V _{CC3}	Analog supply volta	Analog supply voltage		5	5.5	٧
V _{SS2}	Digital I/O supply gr	ound	-0.3	0	0.3	٧
V _{SS3}	Analog supply ground		-0.3	0	0.3	٧
V _{IL}	Low-level input	All pins except MC	V _{SS1}		0.8	٧
	voltage	MC, normal operation	V _{SS1}		0.3	٧
V _{IH}	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		0.3 0.8 0.3 V _{CC1} V _{CC1} +0.3 V _{CC1}	V
		MC (non-WPO mode)	V _{CC1} -0.3			٧
		XTAL2/CLKIN	0.8V _{CC1}		V _{CC1}	٧
		RESET	0.7V _{CC1}		V _{CC1}	٧
V _{MC}	MC (mode control) voltage	EEPROM write-protect override (WPO) mode	V _{SS1} 0.3 V and 2 V _{CC1} V V _{CC1} 0.3 V 0.8V _{CC1} V _{CC1} V 0.7V _{CC1} V _{CC1} V PO) 11.7 12 13 V V _{CC1} 0.3 V	V		
	(see Note 3)	EPROM programming voltage (V _{PP})	13	13.2	13.5	٧
		Microprocessor mode	V _{CC1} -0.3		V _{CC1} +0.3	٧
		Microcomputer mode	V _{SS1}		0.3	٧
T _A	Operating free-air	g free-air L version 0 70	°C			
	temperature	A version	-40		85	°C
		T version	-40		105	°C

- Notes: 1) Unless otherwise noted, all voltage values are with respect to VSS1.
 - 2) RESET must be externally activated when V_{CC1} or SYSCLK is out of the recommended operating range.

You cannot use the internal connections between pins (for example, the connection between $\rm V_{SS1}$ and $\rm V_{SS2})$ for a jumper from one side of the chip to the other.

³⁾ The basic microcomputer and microprocessor operating modes are selected by the voltage level applied to the dedicated MC pin two system-clock cycles (2t_c) before RESET goes inactive (high). The WPO mode can be selected any time a sufficient voltage is present on MC.

Table 18–42. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Paran	neter		Test Conditions	Min	Тур	Max	Unit
V _{OL}	Low-level output v	/oltage	I _{OL} = 1.4 mA			0.4	٧
V _{OH}	High-level output	voltage	I _{OH} = -50 μA	0.9V _{CC1}			٧
			I _{OH} = -2 mA	2.4			٧
I _I	Input current	MC	0 V < V _I ≤ 0.3 V			10	μА
			0.3 V < V _I < V _{CC1} -0.3 V			50	μΑ
			$V_{CC1} - 0.3 \text{ V} \le V_{I} \le V_{CC1} + 0.3 \text{ V}$			10	μА
			$V_{CC1} + 0.3 V < V_{I} \le 13 V$			650	μА
			12 V ≤ V _I ≤ 13 V (see Note 1)			50	mA
		I/O pins	$0 \ V \le V_I \le V_{CC1}$			±10	μА
I_{OL}	Low-level output of	current	V _{OL} = 0.4 V	1.4			mA
I _{OH}	High-level output	current	$V_{OH} = 0.9V_{CC1}$	-50			μА
			V _{OH} = 2.4 V	-2			mA
I _{CC1}	Supply current (operating	'Cx67A, 'Cx68A	See Notes 2 and 3 SYSCLK = 5 MHz		35	56	mA
	mode) OSC POWER bit = 0	'Cx67A, 'Cx68A	See Notes 2 and 3		25	36	mA
	(see Note 4)	'Cx69A [†]	SYSCLK = 3 MHz		46	55	mA
	(,	'Cx67A, 'Cx68A	See Notes 2 and 3		13	18	mA
		'Cx69A [†]	SYSCLK = 0.5 MHz		22	28	mA
I _{CC1}	Supply current (S OSC POWER bit	•	See Notes 2 and 3 SYSCLK = 5 MHz		12	17	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		8	11	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		2.5	3.5	mA
I _{CC1}	Supply current (S OSC POWER bit		See Notes 2 and 3 SYSCLK = 3 MHz		6	8.6	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		2	3	mA
I _{CC1}	Supply current (H	ALT mode)	See Note 2 XTAL2/CLKIN < 0.2 V		2	30	μА

[†]TMS370Cx69A operates only up to 3 MHz SYSLCK.

- Notes: 1) Input current IPP is a maximum of 50 mA only when EPROM is being programmed.
 - 2) Single-chip mode, ports configured as inputs or as outputs with no load. All inputs \leq 0.2 V or \geq V_{CC1} 0.2 V.
 - 3) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5-MHz SYSCLK, this extra current = 0.01 mA × (total load capacitance + crystal capacitance in pF).
 - 4) Maximum operating current = 10(SYSCLK) + 5.8 mA.
 - 5) Maximum standby current = 3(SYSCLK) + 2 mA (OSC POWER bit = 0).
 - 6) Maximum standby current = 2.24(SYSCLK) + 1.9 mA (OSC POWER bit = 1; valid only up to 3-MHz SYSCLK).

Electrical Specifications and Timings

18.14.2 TMS370Cx6xA Timings

Refer to Sections 18.1 and 18.2 (both on page 18-2) for timing symbol definitions and parameter measurement points.

Table 18–43. External Clocking Requirements for Divide-by-4 Clock (see Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	Crystal operating frequency (see note 3)	2	20	MHz
	SYSCLK	Internal system clock operating frequency (see Notes 4 and 5)	0.5	5	MHz

- Notes: 1) For V_{IL} and V_{IH}, refer to recommended operating conditions table in Table 18–41.
 - 2) This pulse can be either a high pulse, as illustrated in Figure 18-28, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
 - 3) TMS370Cx69A operates up to 12 MHz CLKIN.
 - 4) TMS370Cx69A operates up to 3 MHz SYSCLK.
 - 5) SYSCLK = CLKIN/4

Figure 18–28. External Clock Timing for Divide-by-4 Clock




Table 18–44. External Clocking Requirements for Divide-by-1 Clock (PLL)(See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN	Crystal operating frequency (see Note 3)	2	5	MHz
	SYSCLK	Internal system clock operating frequency (see Notes 4 and 5)	2	5	MHz

Notes:

- 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–41.
- 2) This pulse can be either a high pulse, as illustrated in Figure 18–29, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
- 3) TMS370Cx69A operates up to 3-MHz CLKIN (for the divide-by-1 clock option).
- 4) TMS370Cx69A operates up to 3 MHz SYSCLK.
- 5) SYSCLK = CLKIN/1

Figure 18–29. External Clock Timing for Divide-by-1 Clock




Table 18-45. Switching Characteristics and Timing Requirements for External Read and Write (See Note 1)

No.	Parameter			Min	Max	Unit
5	t _c	Cycle time, SYSCLK	Divide-by-4 clock	200	2000	ns
			Divide-by-1 clock (PLL)	200	500	ns
6	tw(SCL)	Pulse duration, SYSCLK low	1	0.5t _c – 25	0.5t _c	ns
7	tw(SCH)	Pulse duration, SYSCLK hig	h	0.5t _c	0.5t _c + 20	ns
8	t _d (SCL-A)	Delay time, SYSCLK low to valid	address, R/W, and OCF		0.25t _c + 75	ns
9	t _{v(A)}	Valid time, address valid to ECSPF low	EDS, CSE1, CSH1, and	0.5t _c – 90		ns
10	t _{su(D)}	Setup time, write data to ED	S high	0.75t _c – 80 See Note 2		ns
11	t _{h(EH-A)}	Hold time, address, R/W, ar CSE1, CSH1, and CSPF hig	nd OCF from EDS, ph	0.5t _c – 60		ns
12	t _{h(EH-D)W}	Hold time, write data time fro	om EDS high	0.75t _c + 15		ns
13	t _{d(DZ-EL)}	Delay time, data bus high im (read cycle)	pedance to EDS low	0.25t _c – 35		ns
14	t _{d(EH-D)}	Delay time, EDS high to data cycle)	a bus enable (read	1.25t _c – 40		ns
15	^t d(EL-DV)R	Delay time, EDS low to read	data valid		t _c – 95 See Note 2	ns
16	t _{h(EH-D)R}	Hold time, read from EDS hi	gh	0		ns
17	t _{su(WT-SCH)}	Setup time, WAIT to SYSCL	K high	0.25t _c + 70 See Note 3		ns
18	th(SCH-WT)	Hold time, WAIT from SYSC	LK high	0		ns
19	t _{d(EL-WTV)}	Delay time, EDS low to WAI	T valid		0.5t _c - 60	ns
20	t _w	Pulse duration, EDS, CSE1,	CSH1, and CSPF low	t _c – 80 See Note 2	t _c + 40 See Note 2	ns
21	t _d (AV-DV)R	Delay time, address valid to	read data valid		1.5t _c – 115 See Note 2	ns
22	t _d (AV-WTV)	Delay time, address valid to	WAIT valid		t _c – 115	ns
23	t _d (AV-EH)	Delay time, address valid to	EDS high (end of write)	1.5t _c – 85 See Note 2		ns

- **Notes:** 1) t_c = system clock cycle time = 1/SYSCLK
 - 2) If wait states, PFWait, or the autowait feature is used, add t_C to this value for each wait state invoked.
 - 3) If the autowa<u>it feat</u>ure is enabled, the WAIT input can assume a "don't care" condition until the third cycle of the access. The WAIT signal must be synchronized with the high pulse of the SYSCLK signal while still conforming to the minimum setup time.





Figure 18-30. External Read Timing

Figure 18–31. External Write Timing



18.15 TMS370Cx7xA Specifications

The tables in this section give specifications that apply to the devices in the TMS370Cx7xA category. These devices include the TMS370C077A, TMS370C777A, and SE370C777A.

18.15.1 TMS370Cx7xA Electrical Specifications

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions in Table 18–46 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18–46. Recommended Operating Conditions (See Note 1)

Paran	rameter		Min	Nom	Max	Unit
V _{CC1}	Supply voltage		4.5	5	5.5	٧
	RAM data-retention	on supply voltage (see Note 2)	3		5.5	٧
V _{CC2}	Digital I/O supply	voltage	4.5	5	5.5	٧
V _{CC3}	Analog supply vo	Analog supply voltage		5	5.5	٧
V _{SS2}	Digital I/O supply	ground	-0.3	0	5.5 5.5 5.5 5.5 0.3 0.3 0.8 0.3 Vcc1 Vcc1+0.3 Vcc1 Vcc1 13	
V _{SS3}	Analog supply ground		-0.3	0	0.3	٧
V _{IL}	Low-level input	All pins except MC	V _{SS1}		0.8	٧
V	voltage	MC, normal operation	V _{SS1}		0.3	٧
V _{IH}	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		V _{CC1}	V
		MC (non-WPO mode)	V _{CC1} -0.3		V _{CC1} +0.3	٧
		XTAL2/CLKIN	0.8V _{CC1}		V _{CC1}	٧
		RESET	0.7V _{CC1}		V _{CC1}	٧
V _{MC}	MC (mode control) voltage	EEPROM write-protect override (WPO) mode	11.7	12	13	V
	(see Note 3)	EPROM programming voltage (V _{PP})	13	13.2	13.5	٧
		Microprocessor mode	V _{CC1} -0.3		V _{CC1} +0.3	٧
		Microcomputer mode	V _{SS1}		0.3	٧
T _A	Operating free-	L version	0		70	°C
	air temperature	A version	-40		85	°С
		T version	-40		105	°C

- Notes: 1) Unless otherwise noted, all voltage values are with respect to V_{SS1}.
 - 2) RESET must be activated externally when V_{CC1} or SYSCLK is out of the recommended operating range.
 - 3) The basic microcomputer and microprocessor operating modes are selected by the voltage level applied to the dedicated MC pin two system clock cycles (2t_c) before RESET goes inactive (high). The WPO mode can be selected any time a sufficient voltage is present on MC.

You cannot use the internal connections between pins (for example, the connection between $\rm V_{SS1}$ and $\rm V_{SS2})$ for a jumper from one side of the chip to the other.

Table 18–47. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Paran	neter		Test Conditions	Min	Тур	Max	Unit
V_{OL}	Low-level output vo	ltage	I _{OL} = 1.4 mA			0.4	٧
V _{OH}	High-level output vo	oltage	I _{OH} = -50 μA	0.9V _{CC1}			٧
			I _{OH} = −2 mA	2.4			
I _I	Input current	MC	0 V < V _I ≤ 0.3 V			10	μА
			0.3 V < V _I < V _{CC1} - 0.3 V			50	
			$V_{CC1} - 0.3 \text{ V} \le V_{I} \le V_{CC1} + 0.3 \text{ V}$			10	
			V _{CC1} + 0.3 V < V _I ≤ 13 V			650	
			12 V ≤ V _I ≤ 13 V (see Note 1)			50	mA
		I/O pins	$0 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC1}}$			±10	μΑ
l _{OL}	Low-level output cu	irrent	V _{OL} = 0.4 V	1.4			mA
ЮН	OH High-level output current		$V_{OH} = 0.9V_{CC1}$	-50			μА
			V _{OH} = 2.4 V	-2			mA
Icc	Supply current (ope OSC POWER bit =		See Notes 2 and 3 SYSCLK = 5 MHz		35	56	mA
	4)		See Notes 2 and 3 SYSCLK = 3 MHz		25	36	
			See Notes 2 and 3 SYSCLK = 0.5 MHz		13	18	
Icc	Supply current (STamode)		See Notes 2 and 3 SYSCLK = 5 MHz		12	17	mA
	OSC POWER bit = 5)	0 (see Note	See Notes 2 and 3 SYSCLK = 3 MHz		8	11	
			See Notes 2 and 3 SYSCLK = 0.5 MHz		2.5	3.5	
lcc	Supply current (STamode)		See Notes 2 and 3 SYSCLK = 3 MHz		6	8.6	mA
	OSC POWER bit = 6)	1 (see Note	See Notes 2 and 3 SYSCLK = 0.5 MHz		2	3	
lcc	Supply current (HA	LT mode)	See Note 2 XTAL2/CLKIN < 0.2 V		2	30	μА

Notes:

- 1) Input current Ipp is a maximum of 50 mA only when EPROM is being programmed.
- 2) Single-chip mode, ports configured as inputs or as outputs with no load. All inputs \leq 0.2 V or \geq V_{CC1} 0.2 V.
- 3) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5 MHz SYSCLK, this extra current = 0.01 mA × (total load capacitance + crystal capacitance in pF).
- 4) Maximum operating current = 10(SYSCLK) + 5.8 mA.
- 5) Maximum standby current = 3(SYSCLK) + 2 mA (OSC POWER bit = 0).
- 6) Maximum standby current = 2.24(SYSCLK) + 1.9 mA (OSC POWER bit =1; valid only up to 3-MHz SYSCLK).

Electrical Specifications and Timings

18.15.2 TMS370Cx7xA Timings

Refer to Sections18.1 and 18.2 (page 18-2) for timing symbol definitions and parameter measurement points.

Table 18–48. External Clocking Requirements for Divide-by-4 Clock (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(Cl)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _f (CI)	Fall time, XTAL2/CLKIN		30	ns
4	td(CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	Crystal operating frequency	2	20	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	0.5	5	MHz

- Notes: 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–46.
 - 2) This pulse can be either a high pulse, as illustrated in Figure 18-32, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
 - 3) SYSCLK = CLKIN/4

Figure 18–32. External Clock Timing for Divide-by-4 Clock




Table 18–49. External Clocking Requirements for Divide-by-1 Clock (PLL)(see Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)			ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	t _d (CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN	Crystal operating frequency	2	5	MHz
	SYSCLK	SYSCLK Internal system clock operating frequency (see Note 3)		5	MHz

Notes: 1) For V_{IL} and V_{IH} , refer to recommended operating conditions in Table 18–46.

- 2) This pulse can be either a high pulse, as illustrated in Figure 18–33, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
- 3) SYSCLK = CLKIN/1

Figure 18-33. External Clock Timing for Divide-by-1 Clock





Table 18–50. Switching Characteristics and TIming Requirements (See Note)

No.	Parameter	Parameter			Max	Unit
5	t _c	Cycle time, SYSCLK	Divide-by-4 clock	200	2000	ns
			Divide-by-1 clock (PLL)	200	500	ns
6	tw(SCL)	Pulse duration, SYSCLK low		0.5t _c – 25	0.5t _c	ns
7	tw(SCH)	Pulse duration, SYSCLK high		0.5t _c	0.5t _c + 20	ns

Note: t_C = system clock cycle time = 1/SYSCLK

Figure 18-34. SYSCLK Timing



18.16 TMS370Cx8xA Specifications

The tables in this section give specifications that apply to the devices in the TMS370Cx8xA category. These devices include the TMS370C080A, TMS370C380A, TMS370C686A, and SE370C686A.

18.16.1 TMS370Cx8xA Electrical Specifications

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions in Table 18–51 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18–51. Recommended Operating Conditions (See Note 1)

Paran	neter		Min	Nom	Max	Unit
v _{cc}	Supply voltage		4.5	5	5.5	٧
	RAM data-retention supply v	oltage (see Note 2)	3		5.5	V
V _{IL}	Low-level input voltage	All pins except MC	V _{SS}		0.8	V
		MC, normal operation	V _{SS}		0.3	V
V _{IH}	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		Vcc	٧
		XTAL2/CLKIN	0.8V _{CC}		vcc	V
		RESET	0.7V _{CC}		vcc	V
V _{MC}	MC (mode control) voltage	EEPROM write-protect override (WPO) mode	11.7	12	13	٧
		EPROM programming voltage (V _{PP})	13	13.2	13.5	٧
		Microcomputer mode	V _{SS}		0.3	V
T _A	Operating free-air tempera-	L version	0		70	°C
	ture	A version	-40		85	°C
		T version	-40		105	°C

Notes: 1) Unless otherwise noted, all voltage values are with respect to VSS (ground).

Electrical Specifications and Timings

²⁾ RESET must be externally activated when V_{CC} or SYSCLK is not within the recommended operating range.

Table 18-52. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Parame	eter		Test Conditions	Min	Тур	Max	Unit
V _{OL}	Low-level output v	oltage	I _{OL} = 1.4 mA			0.4	٧
V _{OH}	High-level output v	oltage	$I_{OH} = -50 \mu A$	0.9V _{CC}			>
			$I_{OH} = -2 \text{ mA}$	2.4			V
lı	Input current MC	МС	0 V < V _I ≤ 0.3 V			10	μА
			0.3 V < V _I ≤ 13 V			650	μА
			12 V ≤ V _I ≤ 13 V (see Note 1)			50	mA
		I/O pins	$0 \ V \leq V_I \leq V_{CC}$			± 10	μА
loL	Low-level output c	urrent	V _{OL} = 0.4 V	1.4			mA
ЮН	High-level output of	High-level output current		-50			μА
			V _{OH} = 2.4 V	-2			mA
lcc	Supply current (operating mode) OSC POWER bit = 0 (see Note 4)		See Notes 2 and 3 SYSCLK = 5 MHz		30	45	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		20	30	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		7	11	mA
Icc	Supply current (ST OSC POWER bit =	,	See Notes 2 and 3 SYSCLK = 5 MHz		10	17	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		8	11	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		2	3.5	mA
Icc	Supply current (ST OSC POWER bit =		See Notes 2 and 3 SYSCLK = 3 MHz		6	8.6	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		2	3.0	mA
lcc	Supply current (HA	ALT mode)	See Note 2 XTAL2/CLKIN < 0.2 V		2	30	μА

- Notes: 1) Input current Ipp is a maximum of 50 mA only when EPROM is being programmed.
 - 2) Single-chip mode, ports configured as inputs or as outputs with no load. All inputs \leq 0.2 V or \geq V_{CC} 0.2 V.
 - 3) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At $\bar{5}$ -MHz SYSCLK, this extra current = 0.01 mA \times (total load capacitance + crystal capacitance in pF).
 - 4) Maximum operating current = 7.6(SYSCLK) + 7 mA.
 - 5) Maximum standby current = 3(SYSCLK) + 2 mA (OSC POWER bit = 0).
 - 6) Maximum standby current = 2.24(SYSCLK) + 1.9 mA (OSC POWER bit = 1; valid only up to 3-MHz SYSCLK).

18.16.2 TMS370Cx8xA Timings

Refer to Section 18.1 and Section 18.2 (both on page 18-2) for timing symbol definitions and parameter measurement points.

Table 18–53. External Clocking Requirements for Divide-by-4 Clock (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)			ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	t _d (CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	Crystal operating frequency	2	20	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	0.5	5	MHz

- Notes: 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–51.
 - 2) This pulse may be either a high pulse, as illustrated in Figure 18-35, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
 - 3) SYSCLK = CLKIN/4

Figure 18–35. External Clock Timing for Divide-by-4 Clock




Table 18–54. External Clocking Requirements for Divide-by-1 Clock (PLL) (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	t _d (CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN	Crystal operating frequency	2	5	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	2	5	MHz

Notes: 1) For V_{IL} and V_{IH} , refer to recommended operating conditions in Table 18–51.

- 2) This pulse can be either a high pulse, as illustrated in Figure 18–36, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
- 3) SYSCLK = CLKIN/1

Figure 18–36. External Clock Timing for Divide-by-1 Clock





Table 18–55. Switching Characteristics and Timing Requirements (See Note)

No.	Parameter			Min	Max	Unit
5	t _c	Cycle time, SYSCLK Divide-by-4 clock 2		200	2000	ns
			Divide-by-1 clock	200	500	ns
6	tw(SCL)	Pulse duration, SYSCLK low		0.5t _c – 20	0.5t _c	ns
7	t _{w(SCH)}	Pulse duration, SYSCLK high		0.5t _c	0.5t _c + 20	ns

Note: t_c = system-clock cycle time = 1/SYSCLK

Figure 18-37. SYSCLK Timing



18.17 TMS370Cx9xA Specifications

The tables in this section give specifications that apply to the devices in the TMS370Cx9xA category. These devices include the TMS370C090A, TMS370C792A, and SE370C792A.

18.17.1 TMS370Cx9xA Electrical Specifications

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions in Table 18–56 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18–56. Recommended Operating Conditions (See Note 1)

Param	neter		Min	Nom	Max	Unit
V _{CC}	Supply voltage			5	5.5	>
	RAM data-retention supply v	voltage (see Note 2)	3		5.5	٧
V _{CC3}	Analog supply voltage		3		5.5	٧
V _{SS3}	Analog supply ground		- 0.3	0	0.3	V
V _{IL}	Low-level input voltage	All pins except MC	V _{SS}		0.8	٧
		MC, normal operation	V _{SS}		0.3	V
V _{IH}	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		v _{cc}	٧
		XTAL2/CLKIN	0.8V _{CC}		v _{cc}	٧
		RESET	0.7V _{CC}		v _{cc}	٧
V _{MC}	MC (mode control) voltage	EEPROM write-protect override (WPO) mode	11.7	12	13	٧
		EPROM programming voltage (V _{PP})	13	13.2	13.5	٧
		Microcomputer mode	V _{SS}		0.3	٧
T _A	Operating free-air temper-	L version	0		70	°C
	ature	A version	-40		85	°C
		T version	-40		105	°C

Notes: 1) Unless otherwise noted, all voltage values are with respect to VSS (ground).

²⁾ RESET must be externally activated when V_{CC} or SYSCLK is out of the recommended operating range.

Table 18–57. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Parar	Parameter		Test Conditions	Min	Тур	Max	Unit
V _{OL}	Low-level output vo	oltage	I _{OL} = 1.4 mA			0.4	٧
V _{OH}	High-level output ve	oltage	$I_{OH} = -50 \mu\text{A}$	0.9V _{CC}			V
			$I_{OH} = -2 \text{ mA}$	2.4			V
II	Input current	МС	$0 \text{ V} < \text{V}_{\text{I}} \le 0.3 \text{ V}$			10	μΑ
			$0.3 \text{ V} < \text{V}_{\text{I}} \le 13 \text{ V}$			650	μΑ
			$12 \text{ V} \le \text{V}_{\text{I}} \le 13 \text{ V}$ (see Note 1)			50	mA
		I/O pins	$0\ V \leq V_I \leq V_{CC}$			±10	μΑ
l _{OL}	Low-level output cu	ırrent	V _{OL} = 0.4 V	1.4			mA
Юн	High-level output current		$V_{OH} = 0.9V_{CC}$	-50			μΑ
			V _{OH} = 2.4 V	-2			mA
Icc	Supply current (operating mode) OSC POWER bit = 0 (see Note 4)		See Notes 2 and 3 SYSCLK = 5 MHz		30	45	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		20	30	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		7	11	mA
Icc	Supply current (ST OSC POWER bit =		See Notes 2 and 3 SYSCLK = 5 MHz		10	17	mA
	(see Note 5)		See Notes 2 and 3 SYSCLK = 3 MHz		8	11	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		2	3.5	mA
lcc	Supply current (STA		See Notes 2 and 3 SYSCLK = 3 MHz		6	8.6	mA
	(see Note 6)		See Notes 2 and 3 SYSCLK = 0.5 MHz		2	3	mA
Icc	Supply current (HA	LT mode)	See Note 2 XTAL2/CLKIN < 0.2 V		2	30	μА

Notes:

- 1) Input current Ipp is a maximum of 50 mA only when EPROM is being programmed.
- 2) Single-chip mode, ports configured as inputs or as outputs with no load. All inputs ≤ 0.2 V or ≥ V_{CC} − 0.2 V.
- 3) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5-MHz SYSCLK, this extra current = 0.01 mA × (total load capacitance + crystal capacitance in pF).
- 4) Maximum operating current = 7.6(SYSCLK) + 7 mA.
- 5) Maximum standby current = 3(SYSCLK) + 2 mA (OSC POWER bit = 0).
- 6) Maximum standby current = 2.24(SYSCLK) + 1.9 mA (OSC POWER bit =1; valid only up to 3-MHz SYSCLK).

18.17.2 TMS370Cx9xA Timings

Refer to Section 18.1 and Section 18.2 (both on page 18-2) for timing symbol definitions and parameter measurement points.

Table 18-58. External Clocking Requirements for Divide-by-4 Clock (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)			ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	t _d (CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	Crystal operating frequency	2	20	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	0.5	5	MHz

- **Notes:** 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–56.
 - 2) This pulse can be either a high pulse, as illustrated in Figure 18-38, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
 - 3) SYSCLK = CLKIN/4

Figure 18–38. External Clock Timing for Divide-by-4 Clock




Table 18–59. External Clocking Requirements for Divide-by-1 Clock (PLL) (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	t _d (CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN	Crystal operating frequency	2	5	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	2	5	MHz

Notes:

- 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–56.
- 2) This pulse can be either a high pulse, as illustrated in Figure 18-39, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
- 3) SYSCLK = CLKIN/1

Figure 18–39. External Clock Timing for Divide-by-1 Clock





Table 18–60. Switching Characteristics and Timing Requirements (See Note)

No.	Paramet	Parameter			Max	Unit
5	t _c	Cycle time, SYSCLK	Divide-by-4 clock	200	2000	ns
			Divide-by-1 clock (PLL)	200	500	ns
6	t _{w(SCL)}	Pulse duration, SYSCLK low		0.5t _c – 20	0.5t _c	ns
7	t _{w(SCH)}	Pulse duration, SYSCLK high		0.5t _c	0.5t _c + 20	ns

Note: $t_C = \text{system-clock cycle time} = 1/\text{SYSCLK}$

Figure 18-40. SYSCLK Timing



18.18 TMS370CxAxA Specifications

The tables in this section give specifications that apply to the devices in the TMS370CxAxA category. These devices include the TMS370C3A7A.

18.18.1 TMS370CxAxA Electrical Specifications

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions in Table 18–61 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18–61. Recommended Operating Conditions (See Note 1)

Parameter				Nom	Max	Unit
v _{cc}	Supply voltage			5	5.5	٧
	RAM data-retention supply volta	age (see Note 2)	3		5.5	V
VIL	Low-level input voltage	All pins except MC	V _{SS}		0.8	٧
		MC, normal operation	V _{SS}		0.3	٧
V _{IH}	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		v _{cc}	٧
		XTAL2/CLKIN	0.8V _{CC}		v _{cc}	٧
		RESET	0.7V _{CC}		v _{cc}	٧
V _{MC}	MC (mode control) voltage	Microcomputer mode	V _{SS}		0.3	٧
T _A	Operating free-air temperature	L version	0		70	°С
		A version	-40		85	°С
		T version	-40		105	°C

Notes: 1) Unless otherwise noted, all voltage values are with respect to V_{SS} (ground).

²⁾ RESET must be activated externally when V_{CC} or SYSCLK is out of the recommended operating range.

Table 18–62. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Parame	eter		Test Conditions	Min	Тур	Max	Unit
V _{OL}	Low-level output v	oltage	I _{OL} = 1.4 mA			0.4	٧
V _{OH}	High-level output voltage		I _{OH} = -50 μA	0.9V _{CC}			٧
			$I_{OH} = -2 \text{ mA}$	2.4			٧
I _I	Input current	МС	0 V < V _I ≤ 0.3 V			10	μА
			$0.3 \text{ V} < \text{V}_{\text{I}} \le 13 \text{ V}$			650	μА
		I/O pins	$0\ V \leq V_I \leq V_{CC}$			±10	μА
l _{OL}	Low-level output of	urrent	V _{OL} = 0.4 V	1.4			mA
I _{OH}	High-level output current		$V_{OH} = 0.9V_{CC}$	-50			μА
			V _{OH} = 2.4 V	-2			mA
lcc	Supply current (operating mode) OSC POWER bit = 0 (see Note 3)		See Notes 2 and 3 SYSCLK = 5 MHz		30	45	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		20	30	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		7	11	mA
lcc	Supply current (STOSC POWER bit		See Notes 2 and 3 SYSCLK = 5 MHz		10	17	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		8	11	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		2	3.5	mA
lcc	Supply current (STANDBY mode) OSC POWER bit = 1 (see Note 5)		See Notes 2 and 3 SYSCLK = 3 MHz		6	8.6	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		2	3.0	mA
lcc	Supply current (H	ALT mode)	See Note 1 XTAL2/CLKIN < 0.2 V		2	30	μА

Notes:

- 1) Single-chip mode, ports configured as inputs or as outputs with no load. All inputs ≤ 0.2 V or ≥ V_{CC} − 0.2 V.
- 2) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5-MHz SYSCLK, this extra current = 0.01 mA × (total load capacitance + crystal capacitance in pF).
- 3) Maximum operating current = 7.6(SYSCLK) + 7 mA.
- 4) Maximum standby current = 3(SYSCLK) + 2 mA (OSC POWER bit = 0).
- 5) Maximum standby current = 2.24(SYSCLK) + 1.9 mA (OSC POWER bit = 1; valid only up to 3-MHz SYSCLK).

Electrical Specifications and Timings

18.18.2 TMS370CxAxA Timings

Refer to Section 18.1 and Section 18.2 (both on page 18-2) for timing symbol definitions and parameter measurement points.

Table 18–63. External Clocking Requirements for Divide-by-4 Clock (see Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	t _d (CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	Crystal operating frequency	2	20	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	0.5	5	MHz

- $\textbf{Notes:} \quad \text{1) For V}_{IL} \text{ and V}_{IH}, \text{ refer to recommended operating conditions in Table 18-61}.$
 - 2) This pulse can be either a high pulse, as illustrated in Figure 18-41, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
 - 3) SYSCLK = CLKIN/4

Figure 18-41. External Clock Timing for Divide-by-4 Clock




Table 18-64. External Clocking Requirements for Divide-by-1 Clock (PLL) (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	t _d (CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN	Crystal operating frequency	2	5	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	2	5	MHz

Notes: 1) For V_{IL} and V_{IH} , refer to recommended operating conditions in Table 18–61.

- 2) This pulse can be either a high pulse, as illustrated in Figure 18–42, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
- 3) SYSCLK = CLKIN/1

Figure 18-42. External Clock Timing for Divide-by-1 Clock





Table 18–65. Switching Characteristics and Timing Requirements (See Note)

No.	Parameter			Min	Max	Unit
5	t _c	Cycle time, SYSCLK	Divide-by-4 clock	200	2000	ns
			Divide-by-1 clock (PLL)	200	500	ns
6	tw(SCL)	Pulse duration, SYSCLK low		0.5t _c – 20	0.5t _c	ns
7	t _{w(SCH)}	Pulse duration, SYSCLK high		0.5t _c	0.5t _c + 20	ns

Note: t_c = system-clock cycle time = 1/SYSCLK

Figure 18-43. SYSCLK Timing



18.19 TMS370CxBxA Specifications

The tables in this section give specifications that apply to the devices in the TMS370CxBxA category. These devices include the TMS370C0B6A.

18.19.1 TMS370CxBxA Electrical Specifications

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions in Table 18–66 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18–66. Recommended Operating Conditions (See Note 1)

Paran	neter		Min	Nom	Max	Unit
V _{CC1}	Supply voltage		4.5	5	5.5	٧
	RAM data-retention	on supply voltage (see Note 2)	3		5.5	V
V _{CC2}	Digital I/O supply	voltage	4.5	5	5.5	V
V _{CC3}	Analog supply vol	Itage	4.5	5	5.5	V
V _{SS2}	Digital I/O supply	ground	- 0.3	0	0.3	V
V _{SS3}	Analog supply gro	ound	- 0.3	0	0.3	V
V _{IL}	Low-level input	All pins except MC	V _{SS1}		0.8	V
	voltage MC, normal operation	MC, normal operation	V _{SS1}		0.3	V
V _{IH}	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		V _{CC1}	V
		MC (non-WPO mode)	V _{CC1} - 0.3		V _{CC1} + 0.3	V
		XTAL2/CLKIN	0.8V _{CC1}		V _{CC1}	V
		RESET	0.7V _{CC1}		V _{CC1}	V
V _{MC}	MC (mode control) voltage	EEPROM write-protect override (WPO) mode	11.7	12	13	V
	(see Note 3)	Microprocessor mode	V _{CC1} - 0.3		V _{CC1} + 0.3	V
		Microcomputer mode	V _{SS1}		0.3	V
T _A	Operating free-	L version	0		70	°C
	air temperature	A version	-40		85	°C
		T version	-40		105	°C

- Notes: 1) Unless otherwise noted, all voltage values are with respect to V_{SS1}.
 - 2) RESET must be externally activated when V_{CC1} or SYSCLK is out of the recommended operating range.
 - 3) The basic microcomputer and microprocessor operating modes are selected by the voltage level applied to the dedicated MC pin two system clock cycles (2t_C) before RESET goes inactive (high). The WPO mode can be selected any time a sufficient voltage is present on MC.

You cannot use the internal connections between pins (for example, the connection between $\rm V_{SS1}$ and $\rm V_{SS2})$ for a jumper from one side of the chip to the other.

Table 18–67. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Paran	neter		Test Conditions	Min	Тур	Max	Unit
V_{OL}	Low-level output	voltage	I _{OL} = 1.4 mA			0.4	٧
V _{OH}	High-level output	voltage	I _{OH} = -50 μA	0.9V _{CC1}			٧
			$I_{OH} = -2 \text{ mA}$	2.4			V
I	Input current	МС	0 V < V _I ≤ 0.3 V			0.4 10 50 10 650 ± 10 56 36 18 17 11 3.5 8.6 3	μΑ
			0.3 V < V _I < V _{CC1} - 0.3 V			50	μΑ
			$V_{CC1} - 0.3 \text{ V} \le V_{I} \le V_{CC1} + 0.3 \text{ V}$			10	μΑ
			$V_{CC1} + 0.3 \text{ V} < V_{I} \le 13 \text{ V}$			650	μΑ
		I/O pins	0 V ≤ V _I ≤ V _{CC1}			± 10	μΑ
l _{OL}	Low-level output	current	V _{OL} = 0.4 V	1.4			mA
Юн	High-level output	current	V _{OH} = 0.9V _{CC1}	-50		56	μΑ
	V _{OH} = 2.4 V	V _{OH} = 2.4 V	-2			mA	
lcc	mode), OSC POWER bit = 0		See Notes 1 and 2 SYSCLK = 5 MHz		35	56	mA
	(see Note 3)	See Notes 1 and 2 SYSCLK = 3 MHz		25	36	mA	
			See Notes 1 and 2 SYSCLK = 0.5 MHz		13	18	mA
Icc	Supply current (S mode), OSC POV		See Notes 1 and 2 SYSCLK = 5 MHz		50 10 650 ±10 35 56 25 36 13 18 12 17 8 11 2.5 3.5 6 8.6	mA	
	(see Note 4)		See Notes 1 and 2 SYSCLK = 3 MHz		8	11	mA
			See Notes 1 and 2 SYSCLK = 0.5 MHz		2.5	3.5	mA
lcc	Supply current (S mode), OSC POV		See Notes 1 and 2 SYSCLK = 3 MHz		6	8.6	mA
	(see Note 5)		See Notes 1 and 2 SYSCLK = 0.5 MHz		2	3	mA
lcc	Supply current (H	ALT mode)	See Note 1 XTAL2/CLKIN < 0.2 V		2	30	μА

- **Notes:** 1) Single-chip mode, ports configured as inputs or as outputs with no load. All inputs \leq 0.2 V or \geq V_{CC1} 0.2 V.
 - 2) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At $\bar{5}$ -MHz SYSCLK, this extra current = 0.01 mA \times (total load capacitance + crystal capacitance in pF).
 - 3) Maximum operating current = 10(SYSCLK) + 5.8 mA.
 - 4) Maximum standby current = 3(SYSCLK) + 2 mA (OSC POWER bit = 0).
 - 5) Maximum standby current = 2.24(SYSCLK) + 1.9 mA (OSC POWER bit =1; valid only up to 3-MHz SYSCLK).

Electrical Specifications and Timings

18.19.2 TMS370CxBxA Timings

Refer to Sections 18.1 and 18.2 (both on page 18-2) for timing symbol definitions and parameter measurement information.

Table 18–68. External Clocking Requirements for Divide-by-4 Clock (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	t _d (CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	Crystal operating frequency	2	20	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	0.5	5	MHz

- Notes: 1) For V_{IL} and V_{IH}, refer to recommended operating conditions in Table 18–66.
 - 2) This pulse can be either a high pulse, as illustrated in Figure 18-44, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
 - 3) SYSCLK = CLKIN/4

Figure 18-44. External Clock Timing for Divide-by-4 Clock




Table 18–69. External Clocking Requirements for Divide-by-1 Clock (PLL) (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN	Crystal operating frequency	2	5	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	2	5	MHz

Notes: 1) For V_{IL} and V_{IH} , refer to recommended operating conditions in Table 18–66.

- 2) This pulse can be either a high pulse, as illustrated in Figure 18–45, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
- 3) SYSCLK = CLKIN/1

Figure 18-45. External Clock Timing for Divide-by-1 Clock





Table 18–70. Switching Characteristics and Timing Requirements (See Note)

No.	Parameter			Min	Max	Unit
5	t _c	Cycle time, SYSCLK	Divide-by-4 clock	200	2000	ns
			Divide-by-1 clock (PLL)	200	500	ns
6	tw(SCL)	Pulse duration, SYSCLK	Pulse duration, SYSCLK low		0.5t _c	ns
7	t _{w(SCH)}	Pulse duration, SYSCLK	high	0.5t _c	0.5t _c + 20	ns

Note: t_C = system clock cycle time = 1/SYSCLK

Figure 18-46. SYSCLK Timing



18.20 TMS370CxCxA Specifications

The tables in this section give specifications that apply to the devices in the TMS370CxCxA category. These devices include the TMS370C3C0A, TMS370C6C2A and SE370C6C2A.

18.20.1 TMS370CxCxA Electrical Specifications

Stresses beyond those listed in Table 18–1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions in Table 18–71 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 18–71. Recommended Operating Conditions (See Note 1)

Paran	neter		Min	Nom	Max	Unit
V _{CC}	Supply voltage		4.5	5	5.5	٧
	RAM data-retention supply vol	tage (see Note 2)	3		5.5	٧
V _{IL}	Low-level input voltage	All pins except MC	V _{SS}		0.8	٧
		MC, normal operation	V _{SS}		0.3	V
V _{IH}	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		v _{cc}	V
		XTAL2/CLKIN	0.8V _{CC}		v _{cc}	V
		RESET	0.7V _{CC}		v _{cc}	٧
V _{MC}	MC (mode control) voltage	EPROM programming voltage (V _{PP})	13	13.2	13.5	٧
		Microcomputer mode	V _{SS}		0.3	V
T _A	Operating free-air tempera-	L version	0		70	°C
	ture	A version	-40		85	°C
		T version	-40		105	°C

Notes: 1) Unless otherwise noted, all voltage values are with respect to VSS (ground).

2) RESET must be activated externally when V_{CC} or SYSCLK is out of the recommended operating range.

Electrical Specifications and Timings

Table 18–72. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Parame	eter		Test Conditions	Min	Тур	Max	Unit
V _{OL}	Low-level output vo	Itage	I _{OL} = 1.4 mA			0.4	٧
V _{OH}	High-level output vo	oltage	I _{OH} = -50 μA	0.9V _{CC}			٧
			I _{OH} = −2 mA	2.4			٧
l _l	Input current	MC	0 V ≤ V _I ≤ 0.3 V			10	μΑ
			0.3 V < V _I ≤ 13 V			650	μΑ
			$12 \text{ V} \le \text{V}_{\text{I}} \le 13 \text{ V}$ (see Note 1)			50	mA
		I/O pins	$0 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}$			± 10	μΑ
l _{OL}	Low-level output cu	rrent	V _{OL} = 0.4 V	1.4			mA
Юн	High-level output cu	ırrent	V _{OH} = 0.9V _{CC}	-50			μΑ
			V _{OH} = 2.4 V	-2			mA
I _{CC}	Supply current (operating mode) OSC POWER bit = 0 (see Note 4)		See Notes 2 and 3 SYSCLK = 5 MHz		20	36	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		13	13 25	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		5	11	mA
lcc	Supply current (STA		See Notes 2 and 3 SYSCLK = 5 MHz		10	17	mA
			See Notes 2 and 3 SYSCLK = 3 MHz		6.5	11	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		2	3.5	mA
Icc	Supply current (STA	,	See Notes 2 and 3 SYSCLK = 3 MHz		4.5	8.6	mA
			See Notes 2 and 3 SYSCLK = 0.5 MHz		1.5	3.0	mA
Icc	Supply current (HA	LT mode)	See Note 2 XTAL2/CLKIN < 0.2 V		1	30	μА

Notes: 1) Input current IPP is a maximum of 50 mA only when EPROM is being programmed.

- 2) Single-chip mode, ports configured as inputs or as outputs with no load. All inputs \leq 0.2 V or \geq V_{CC} 0.2 V.
- 3) XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5 MHz SYSCLK, this extra current = 0.01 mA × (total load capacitance + crystal capacitance in pF).
- 4) Maximum operating current = 5.6(SYSCLK) + 8 mA.
- 5) Maximum standby current = 3(SYSCLK) + 2 mA (OSC POWER bit = 0).
- 6) Maximum standby current = 2.24(SYSCLK) + 1.9 mA (OSC POWER bit = 1; valid only up to 3-MHz SYSCLK).

18.20.2 TMS370CxCxA Timings

Refer to Sections 18.1 and 18.2 (both on page 18-2)) for timing symbol definitions and parameter measurement points.

Table 18-73. External Clocking Requirements for Divide-by-4 Clock (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	t _d (CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	Crystal operating frequency	2	20	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	0.5	5	MHz

Notes: 1) For V_{IL} and V_{IH} , refer to recommended operating conditions in Table 18–71.

- 2) This pulse can be either a high pulse, as illustrated in Figure 18–47, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
- 3) SYSCLK = CLKIN/4

Figure 18-47. External Clock Timing for Divide-by-4 Clock




Table 18–74. External Clocking Requirements for Divide-by-1 Clock (PLL) (See Note 1)

No.	Parameter		Min	Max	Unit
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 2)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	t _d (CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN	Crystal operating frequency	2	5	MHz
	SYSCLK	Internal system clock operating frequency (see Note 3)	2	5	MHz

Notes:

- 1) For V_{IL} and V_{IH} , refer to recommended operating conditions in Table 18–71.
- 2) This pulse can be either a high pulse, as illustrated in Figure 18–48, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.
- 3) SYSCLK = CLKIN/1

Figure 18–48. External Clock Timing for Divide-by-1 Clock





Table 18–75. Switching Characteristics and Timing Requirements (See Note)

No.	Parameter	rameter			Max	Unit
5	t _c	Cycle time, SYSCLK	Divide-by-4 clock	200	2000	ns
			Divide-by-1 clock (PLL)	200	500	ns
6	tw(SCL)	Pulse duration, SYSCLK low		0.5t _c – 20	0.5t _c	ns
7	t _{w(SCH)}	Pulse duration, SYSCLK high		0.5t _c	0.5t _c + 20	ns

Note: t_c = system clock cycle time = 1/SYSCLK

Figure 18-49. SYSCLK Timing



18.21 SCI Timings

This section contains timing tables and figures for devices that have the serial communications interface (SCI) module.

Note: Parameter Difference

The $t_{d(SCCL-TXDV)}$ parameter differs for TMS370Cxxx devices. Refer to subsection A.9.2 on page A-9.

Table 18–76. SCI Isosynchronous Mode Timing Characteristics and Requirements for Internal Clock (See Note)

No.	Parameter		Min	Мах	Unit
24	t _c (SCC)	Cycle time, SCICLK	2t _c	131072t _c	ns
25	t _{w(SCCL)}	Pulse duration, SCICLK low	t _c – 45	0.5t _{c(SCC)} + 45	ns
26	t _{w(SCCH)}	Pulse duration, SCICLK high	t _c – 45	0.5t _{c(SCC)} + 45	ns
27	t _d (SCCL-TXDV)	Delay time, SCITXD valid after SCICLK low	-50	60	ns
28	t _{v(SCCH-TXD)}	Valid time, SCITXD data valid after SCICLK high	t _{w(SCCH)} – 50		ns
29	t _{su(RXD-SCCH)}	Setup time, SCIRXD to SCICLK high	0.25 t _c + 145		ns
30	t _v (SCCH-RXD)	Valid time, SCIRXD data valid after SCICLK high	0		ns

Note: t_c = system clock cycle time = 1/SYSCLK

Figure 18–50. SCI Isosynchronous Mode Timing for Internal Clock





Table 18–77. SCI Isosynchronous Mode Timing Characteristics and Requirements for External Clock (See Note)

No.	Parameter		Min	Max	Unit
31	t _{c(SCC)}	Cycle time, SCICLK	10t _c		ns
32	t _{w(SCCL)}	Pulse duration, SCICLK low	4.25t _c + 120		ns
33	t _{w(SCCH)}	Pulse duration, SCICLK high	t _c + 120		ns
34	td(SCCL-TXDV)	Delay time, SCITXD valid after SCICLK low		4.25t _c + 145	ns
35	t _v (SCCH-TXD)	Valid time, SCITXD data valid after SCICLK high	tw(SCCH)		ns
36	t _{su(RXD-SCCH)}	Setup time, SCIRXD to SCICLK high	40		ns
37	t _v (SCCH-RXD)	Valid time, SCIRXD data after SCICLK high	2t _C		ns

Note: t_c = system clock cycle time = 1/SYSCLK

Figure 18–51. SCI Isosynchronous Mode Timing for External Clock



18.22 SPI Timings

This section contains timing tables and diagrams for the devices that have the serial peripheral interface (SPI) module in the following categories: TMS370Cx1x, TMS370Cx2x, TMS370Cx36, TMS370Cx5x, and TMS370Cx6x.

Note: Electrical/Timing Specification Differences

Some SPI electrical specifications and timings differ for TMS370Cxxx devices. Refer to subsection A.9.2 on page A-9.

Table 18–78. SPI Master Mode External Timing Characteristics and Requirements (See Note)

No.	Parameter		Min	Мах	Unit
38	t _{c(SPC)M}	Cycle time, SPICLK	2t _c	256t _c	ns
39	tw(SPCL)M	Pulse duration, SPICLK low	t _c – 45	0.5t _{c(SPC)} + 45	ns
40	tw(SPCH)M	Pulse duration, SPICLK high	t _c – 55	0.5t _{c(SPC)} + 45	ns
41	td(SPCL-SIMOV)M	Delay time, SPISIMO valid after SPICLK low (polarity = 1)	- 65	50	ns
42	t _v (SPCH-SIMO)M	Valid time, SPISIMO after SPICLK high (polarity =1)	t _{w(SPCH)} - 50		ns
43	t _{su} (SOMI-SPCH)M	Setup time, SPISOMI to SPICLK high (polarity = 1)	0.25 t _c + 150		ns
44	t _v (SPCH-SOMI)M	Valid time, SPISOMI after SPICLK high (polarity = 1)	0		ns

Note: t_c = system clock cycle time = 1/SYSCLK




Figure 18–52. SPI Master Mode External Clock Timing


Note: In this figure, polarity = 1. SPICLK is inverted when polarity = 0.

Table 18–79. SPI Slave Mode External Timing Characteristics and Requirements (See Note)

No.			Min	Мах	Unit
45	t _{c(SPC)S}	Cycle time, SPICLK	8t _c		ns
46	tw(SPCL)S	Pulse duration, SPICLK low	4t _c – 45	0.5t _{c(SPC)S} + 45	ns
47	t _w (SPCH)S	Pulse duration, SPICLK high	4t _c – 45	0.5t _{c(SPC)S} + 45	ns
48	td(SPCL-SOMIV)S	Delay time, SPISOMI valid after SPICLK low (polarity = 1)		3.25t _c + 130	ns
49	t _v (SPCH-SOMI)S	Valid time, SPISOMI after SPICLK high (polarity =1)	tw(SPCH)S		ns
50	t _{su(SIMO-SPCH)S}	Setup time, SPISIMO to SPICLK high (polarity = 1)	0		ns
51	t _v (SPCH-SIMO)S	Valid time, SPISIMO after SPICLK high (polarity = 1)	3t _c + 100		ns

Note: t_c = system clock cycle time = 1/SYSCLK

Figure 18-53. SPI Mode Slave External Timing



Notes: 1) In this figure, polarity = 1. SPICLK is inverted when polarity = 0.

2) As a slave, the SPICLK pin is used as the input for the serial clock, which is supplied from the network master.

18.23 Analog-to-Digital Converter 1 (ADC1) Module Specifications

This section contains specifications for the devices that have the analog-to-digital converter 1 (ADC1) module in the following categories: TMS370Cx32, TMS370Cx36, TMS370Cx4x, TMS370Cx5x, TMS370Cx6x, TMS370Cx7x and TMS370CxBx.

The ADC1 module has a separate power bus for its analog circuitry. These pins are referred to as V_{CC3} and V_{SS3} . The purpose is to enhance ADC1 performance by preventing digital switching noise of the logic circuitry that may be present on V_{SS} and V_{CC} from coupling into the ADC1 analog stage. All ADC1 specifications are given with respect to V_{SS3} unless otherwise noted.

Resolution	8-bits (256 values)
Monotonic	Yes
Output conversion code	00h to FFh
	(00h for $V_1 \le V_{SS3}$; FFh for $V_1 \ge V_{ref}$)
Conversion time (excluding sample tim	ne) 164 t _c
	(where t _C = system clock cycle time)

Table 18–80. Recommended Operating Conditions

Parameter		Min	Nom	Max	Unit
V _{CC3}	Analog supply voltage	4.5	5	5.5	V
		V _{CC} – 0.3		V _{CC} + 0.3	V
V _{SS3}	Analog ground	V _{SS} – 0.3		V _{SS} + 0.3	V
V _{ref}	Non-V _{CC3} reference (see Note)	2.5	V _{CC3}	V _{CC3} + 0.1	v
	Analog input for conversion	V _{SS3}		V _{ref}	٧

Note: V_{ref} must be stable, within \pm 1/2 LSB of the required resolution, during the entire conversion time. $V_{CC} = V_{CC1}$ and $V_{SS} = V_{SS1}$ for 'x32, 'x36, 'x5x, 'x6x, 'x7x, and 'xBx devices.

Table 18–81. ADC1 Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Param	neter	Test Conditions	Min	Max	Unit
	Absolute accuracy (see Note 1)	V _{CC3} = 5.5 V, V _{ref} = 5.1 V		±1.5	LSB
	Differential/integral linearity error (see Notes 1 and 2)	V _{CC3} = 5.5 V, V _{ref} = 5.1 V		±0.9	LSB
I _{CC3}	Analog supply current	Converting		2	mA
		Nonconverting		5	μА
I _I	Input current, AN0-AN7	0 V ≤ V _I ≤ 5.5 V		2	μΑ
I _{ref}	input charge current			1	mA
Z _{ref}	Source impedance of V _{ref}	SYSCLK ≤ 3 MHz		24	kΩ
		3 MHz < SYSCLK ≤ 5 MHz		10	kΩ

Notes:

- Absolute resolution = 20 mV. At V_{fef} = 5 V, this is one LSB. As V_{ref} decreases, LSB size decreases. Therefore, the absolute accuracy and differential/integral linearity errors in terms of LSBs increase.
- 2) Excluding quantization error of 1/2 LSB


The ADC1 module allows complete freedom in design of the sources for the analog inputs. The period of the sample time is user-defined so that high-impedance sources can be accommodated without penalty to low-impedance sources. The sample period begins when the SAMPLE START bit of the ADC1 control register (ADCTL.6) is set to 1. The end of the signal sample period occurs when the conversion bit (CONVERT START, ADCTL.7) is set to 1. After a hold time, the converter resets the SAMPLE START and CONVERT START bits, signaling that a conversion has started and that the analog signal can be removed.

Table 18-82. Analog Timing Requirements

Parame	Parameter I		Max	Unit
t _{su(S)}	Setup time, analog to sample command	0		ns
t _{h(AN)}	Hold time, analog input from start of conversion	18t _c		ns
t _{w(S)}	Pulse duration, sample time per kilohm of source impedance (see Note)	1		μs/kΩ

Note: The value given is valid for a signal with a source impedance > 1 k Ω . If the source impedance is < 1 k Ω , use a minimum sampling time of 1 μ s.

Figure 18-54. Analog Timing



18.24 Analog-to-Digital Converter 2 (ADC2) Module Specifications

This section contains specifications for the TMS370CxCx device category, which has the analog-to-digital converter 2 (ADC2) module. ADC2 shares the V_{CC} power bus for its analog and digital circuitry. All ADC2 specifications are given with respect to V_{SS} unless otherwise noted.

Resolution	8-bits (256 values)
Monotonic	Yes
Output conversion code	00h to FFh
	(00h for $V_1 \le V_{SS} \le$; FFh for $V_1 \le V_{ref}$)
Conversion time (excluding sample tir	ne) 164 t _c
	(where t _C = system clock cycle time)

Table 18-83. Recommended Operating Conditions

Paran	Parameter		Nom	Max	Unit
V _{CC}	Analog supply voltage	4.5	5	5.5	٧
V _{ref}	Non-V _{CC} reference (see Note)	2.5	V _{CC}	V _{CC} + 0.1	٧
	Analog input for conversion	V _{SS}		V _{ref}	٧

Note: V_{ref} must be stable, within $\pm 1/2$ LSB of the required resolution during the entire conversion time.

Table 18–84. ADC2 Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Para	meter	Test Conditions	Min	Max	Unit
	Absolute accuracy (see Note 1)	V _{CC} = 5.5 V, V _{ref} = 5.1 V		+1.5	LSB
	Differential/integral linearity error (see Notes 1 and 2)	V _{CC} = 5.5 V, V _{ref} = 5.1 V		±0.9	LSB
Icc	Analog supply current	Converting		2	mA
		Nonconverting		5	μА
II	Input current, AN0-AN3	0 V ≤ V _I ≤ 5.5 V		2	μА
I _{ref}	Input charge current			1	mA
Z _{ref}	Source impedance of V _{ref}	SYSCLK ≤ 3 MHz		24	kΩ
		3 MHz < SYSCLK ≤ 5 MHz		10	kΩ

Notes: 1) Absolute resolution = 20 mV. At V_{ref} = 5 V, this is 1 LSB. As V_{ref} decreases, LSB size decreases and thus absolute accuracy and differential / integral linearity errors in terms of LSBs increases.

²⁾ Excluding quantization error of 1/2 LSB


The ADC2 module allows complete freedom in design of the sources for the analog inputs. The period of the sample time is user-defined so that high-impedance sources can be accommodated without penalty to low-impedance sources. The sample period begins when the SAMPLE START bit of the ADC2 control register (ADCTL.6) is set to 1. The end of the signal sample period occurs when the conversion bit (CONVERT START, ADCTL.7) is set to 1. After a hold time, the converter resets the SAMPLE START and CONVERT START bits, signaling that a conversion has started and the analog signal can be removed.

Table 18–85. Analog Timing Requirements

Parameter		Min	Max	Unit
t _{su(S)}	Setup time, analog input to sample command	0		ns
t _{h(AN)}	Hold time, analog input from start of conversion	18t _c		ns
t _{w(S)}	Pulse duration, sample time per kilohm of source impedance (see Note)	1		μs/kΩ

Note: The value given is valid for a signal with a source impedance > 1 k Ω . If the source impedance is < 1 k Ω , use a minimum sampling time of 1 μ s.

Figure 18-55. Analog Timing



18.25 Analog-to-Digital Converter 3 (ADC3) Module Specifications

This section contains specifications for the TMS370Cx9x device category, which has the analog-to-digital converter 3 (ADC3) module.

The ADC3 module has a separate power bus for its analog circuitry. These pins are referred to as V_{CC3} and $V_{SS3}.$ The purpose is to enhance ADC3 performance by preventing digital switching noise of the logic circuitry that may be present on V_{SS} and V_{CC} from coupling into the ADC3 analog stage. All ADC3 specifications are given with respect to V_{SS3} unless otherwise noted.

Resolution	8-bits (256 values)
Monotonic	Yes
Output conversion code	00h to FFh
(0	00h for $V_1 \le V_{SS3} \le$; FFh for $V_1 \le V_{ref}$
Conversion time (excluding sample tim	
	(where t_c = system clock cycle time)

Table 18-86. Recommended Operating Conditions

Parameter		Min	Nom	Max	Unit
V _{CC3}	Analog supply voltage	4.5	5	5.5	٧
		V _{CC} – 0.3		V _{CC} + 0.3	٧
V _{SS3}	Analog input ground	V _{SS} – 0.3		V _{SS} + 0.3	٧
V _{ref}	Non-V _{CC3} reference (see Note)	2.5	V _{CC3}	V _{CC3} + 0.1	V
	Analog input for conversion	V _{SS3}		V _{ref}	٧

Note: V_{ref} must be stable, within \pm 1/2 LSB of the required resolution during the entire conversion time

Table 18–87. ADC3 Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

Parameter		Test Conditions	Min	Max	Unit
	Absolute accuracy (see Note 1)	V _{CC3} = 5.5 V, V _{ref} = 5.1 V		±1.5	LSB
	Differential/integral linearity error (see Notes 1 and 2)	V _{CC3} = 5.5 V , V _{ref} = 5.1 V		±0.9	LSB
I _{CC3}	Analog supply current	Converting		2	mA
		Nonconverting		5	μΑ
I _I	Input current, AN0-AN14	0 V ≤ V _I ≤ 5.5 V		2	μΑ
I _{ref}	Input charge current			1	mA
Z _{ref}	Source impedance of V _{ref}	SYSCLK ≤ 3 MHz		24	kΩ
		3 MHz < SYSCLK ≤ 5 MHz		10	kΩ

Notes:

The ADC3 module allows complete freedom in design of the sources for the analog inputs. The period of the sample time is user-defined so that high-impedance sources can be accommodated without penalty to low-impedance sources. The sample period begins when the SAMPLE START bit of the ADC3 control register (ADCTL.6) is set to 1. The end of the signal sample period occurs when the conversion bit (CONVERT START, ADCTL.7) is set to 1. After a hold time, the converter resets the SAMPLE START and CONVERT START bits, signaling that a conversion has started and the analog signal can be removed.

¹⁾ Absolute resolution = 20 mV. At V_{ref} = 5 V, this is 1 LSB. As V_{ref} decreases, LSB size decreases; therefore, the absolute accuracy and differential/integral linearity errors in terms of LSBs increase.

²⁾ Excluding quantization error of 1/2 LSB

Table 18-88. Analog Timing Requirements

Parameter		Min	Max	Unit
t _{su(S)}	Setup time, analog to sample command	0		ns
t _{h(AN)}	Hold time, analog input from start of conversion (see Note 2)	(N+2)t _c		ns
t _{w(C)}	Conversion time (see Note 2)	(10N + 4)t _c		ns
t _{w(S)}	Pulse duration, sample time per kilohm of source impedance (see Note 1)	1		μs/kΩ

- Notes: 1) The value given is valid for a signal with a source impedance > 1 k Ω . If the source impedance is < 1 k Ω , use a minimum sampling time of 1µs.
 - 2) N = 16, 8, 4, or 2 upon selected conversion rate.

Figure 18–56. Analog Timing

