27C210
1M (64K x 16) CHMOS EPROM

- **JEDEC Approved EPROM Pinouts**
  - **— 40-Pin DIP**
  - **— 44-Pin PLCC**
- **Complete Upgrade to Higher Densities**
- **Versatile EPROM Features**
  - **— CMOS and TTL Compatibility**
  - **— Two Line Control**
- **High-Performance**
  - **— 120 ns ±10% V_{CC}**
  - **— 50 mA I_{CC} Active**
- **Fast Programming**
  - **— Quick-Pulse Programming™ Algorithm**
  - **— Programming Times As Fast As 8 Seconds**

Intel's 27C210 is a 5V only, 1,048,576-bit Erasable Programmable Read Only Memory, organized as 65,536 words of 16 bits each. Its standard pinouts provide for simple upgrades to 4 Mbits in the future.

The 27C210 represents state-of-the-art 1 micron CMOS manufacturing technology while providing unequaled performance. Its 120 ns speed (t_{ACC}) offers no-wait-state operation with high performance CPUs in applications ranging from numerical control to office automation to telecommunications.

Intel offers two DIP profile options to meet your prototyping and production needs. The windowed ceramic dip (CERDIP) package provides erasability and reprogrammability for prototyping and early production. Once the design is in full production, the plastic dip (PDIP) one-time programmable part provides a lower cost alternative that is well adapted for auto insertion.

In addition to the JEDEC 40-pin DIP package, Intel also offers a 44-lead PLCC version of the 27C210. This one-time-programmable surface mount device is ideal where board space consumption is a major concern or where surface mount manufacturing technology is being implemented across an entire production line.

The 27C210 is equally at home in both a TTL or CMOS environment. And like Intel's other 1 Mbit EPROMs, the 27C210 programs quickly using Intel's industry leading Quick-Pulse Programming algorithm.



Figure 1. Block Diagram

September 1990
Order Number: 290193-003

Pin Names

A_0–A_{17}	ADDRESSES
$\overline{CE}$	CHIP ENABLE
$\overline{OE}$	OUTPUT ENABLE
O_0-O_{15}	OUTPUTS
$\overline{PGM}$	PROGRAM
NC	NO INTERNAL CONNECT

4M	2M
V_{PP}	V_{PP}
$\overline{CE}$	$\overline{CE}$
O_{15}	O_{15}
O_{14}	O_{14}
O_{13}	O_{13}
O_{12}	O_{12}
O_{11}	O_{11}
O_{10}	O_{10}
O_9	O_9
O_8	O_8
GND	GND
O_7	O_7
O_6	O_6
O_5	O_5
O_4	O_4
O_3	O_3
O_2	O_2
O_1	O_1
O_0	O_0
$\overline{OE}$	$\overline{OE}$



2M	4M
V_{CC}	V_{CC}
$\overline{PGM}$	A_{17}
A_{16}	A_{16}
A_{15}	A_{15}
A_{14}	A_{14}
A_{13}	A_{13}
A_{12}	A_{12}
A_{11}	A_{11}
A_{10}	A_{10}
A_9	A_9
GND	GND
A_8	A_8
A_7	A_7
A_6	A_6
A_5	A_5
A_4	A_4
A_3	A_3
A_2	A_2
A_1	A_1
A_0	A_0

290193-2

Figure 2. DIP Pin Configuration



290193-3

Figure 3. PLCC Lead Configuration

5

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature ..... 0°C to 70°C(1)
Temperature Under Bias ..... −10°C to 80°C
Storage Temperature ..... −65°C to 125°C
Voltage on Any Pin (except A_9, V_{CC} and V_{PP}) with Respect to GND ..... −0.6V to 6.5V(2, 8)
Voltage on A_9 with Respect to GND ..... −0.6V to 13.0V(2)
V_{PP} Program Voltage with Respect to GND ..... −0.6V to 14V(2)
V_{CC} Supply Voltage with Respect to GND ..... −0.6V to 7.0V(2)

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

Notice: Specifications contained within the following tables are subject to change.

READ OPERATION DC CHARACTERISTICS(1) V_{CC} = 5.0V ±10%

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
I_{LI}	Input Load Current	7		0.01	1.0	µA	V_{IN} = 0V to V_{CC}
I_{LO}	Output Leakage Current				±10	µA	V_{OUT} = 0V to V_{CC}
I_{SB}	V_{CC} Standby Current				1.0	mA	$\overline{CE}$ = V_{IH}
					100	µA	$\overline{CE}$ = V_{CC} ±0.2V
I_{CC}	V_{CC} Operating Current	3			50	mA	$\overline{CE}$ = V_{IL}, f = 5 MHz, I_{OUT} = 0 mA
I_{PP}	V_{PP} Operating Current	3			10	µA	V_{PP} = V_{CC}
I_{OS}	Output Short Circuit Current	4, 6			100	mA	
V_{IL}	Input Low Voltage		−0.5		0.8	V	
V_{IH}	Input High Voltage		2.0		V_{CC} + 0.5	V	
V_{OL}	Output Low Voltage				0.45	V	I_{OL} = 2.1 mA
V_{OH}	Output High Voltage		2.4			V	I_{OH} = −400 µA
V_{PP}	V_{PP} Operating Voltage	5	V_{CC} − 0.7		V_{CC}	V	

NOTES:
1. Operating temperature is for commercial product defined by this specification.
2. Minimum DC voltage is −0.5V on input/output pins. During transitions, this level may undershoot to −2.0V for periods <20 ns. Maximum DC voltage on input/output pins is V_{CC} + 0.5V which during transitions, may overshoot to V_{CC} + 2.0V for periods <20 ns.
3. Maximum active power usage is the sum I_{PP} + I_{CC}. Maximum current value is with outputs O_0 to O_{15} unloaded.
4. Output shorted for no more than one second. No more than one output shorted at a time.
5. V_{PP} may be connected directly to V_{CC}, or may be one diode voltage drop below V_{CC}. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
6. Sampled, not 100% tested.
7. Typical limits are at V_{CC} = 5V, T_A = 25°C.
8. Absolute Maximum ratings apply to NC pins.

READ OPERATION AC CHARACTERISTICS[1] V_{CC} = 5.0V ±10%

Versions[4]		V_{CC} ±10%	27C210-120V10		27C210-150V10 P27C210-150V10 N27C210-150V10		27C210-200V10 P27C210-200V10 N27C210-200V10		Unit
Symbol	Parameter	Notes	Min	Max	Min	Max	Min	Max	
t_{ACC}	Address to Output Delay			120		150		200	ns
t_{CE}	$\overline{CE}$ to Output Delay	2		120		150		200	ns
t_{OE}	$\overline{OE}$ to Output Delay	2		55		60		70	ns
t_{DF}	$\overline{OE}$ High to Output High Z	3		30		50		60	ns
t_{OH}	Output Hold from Addresses, $\overline{CE}$ or $\overline{OE}$ Change—Whichever is First	3	0		0		0		ns

NOTES:
1. See AC Input/Output Reference Waveform for timing measurements.
2. $\overline{OE}$ may be delayed up to $t_{CE}-t_{OE}$ after the falling edge of $\overline{CE}$ without impact on t_{CE}.
3. Sampled, not 100% tested.
4. Model Number Prefixes: no prefix = CERDIP, P = PDIP, N = PLCC.
5. Typical limits are set for T_A = 25°C and nominal supply voltages.

CAPACITANCE[3] T_A = 25°C, f = 1 MHz

Symbol	Parameter	Typ[5]	Max	Unit	Conditions
C_{IN}	Input Capacitance	4	8	pF	V_{IN} = 0V
C_{OUT}	Output Capacitance	8	12	pF	V_{OUT} = 0V
C_{VPP}	V_{PP} Capacitance	18	25	pF	V_{PP} = 0V

5

AC INPUT/OUTPUT REFERENCE WAVEFORM



290193-6

AC test inputs are driven at V_{OH} (2.4 V_{TTL}) for a Logic "1" and V_{OL} (0.45 V_{TTL}) for a Logic "0". Input timing begins at V_{IH} (2.0 V_{TTL}) and V_{IL} (0.8 V_{TTL}). Output timing ends at V_{IH} and V_{IL}. Input Rise and Fall times (10% to 90%) ≤ 10 ns.

AC TESTING LOAD CIRCUIT



C_L = 100 pF
C_L Includes Jig Capacitance
R_L = 3.3 kΩ

290193-7

AC WAVEFORMS



DEVICE OPERATION

The Mode Selection table lists 27C210 operating modes. Read Mode requires a single 5V power supply. All inputs, except V_{CC} and V_{PP}, and A_9 during int$_e$ligent Identifier Mode, are TTL or CMOS.

Table 1. Mode Selection

Mode		Notes	$\overline{CE}$	$\overline{OE}$	$\overline{PGM}$	A_9	A_0	V_{PP}	V_{CC}	Outputs
Read		1	V_{IL}	V_{IL}	X	X	X	V_{CC}	V_{CC}	D_{OUT}
Output Disable			V_{IL}	V_{IH}	X	X	X	V_{CC}	V_{CC}	High Z
Standby			V_{IH}	X	X	X	X	V_{CC}	V_{CC}	High Z
Program		2	V_{IL}	V_{IH}	V_{IL}	X	X	V_{PP}	V_{CP}	D_{IN}
Program Verify			V_{IL}	V_{IL}	V_{IH}	X	X	V_{PP}	V_{CP}	D_{OUT}
Program Inhibit			V_{IH}	X	X	X	X	V_{PP}	V_{CP}	High Z
int$_e$ligent Identifier	Manufacturer	2, 3	V_{IL}	V_{IL}	X	V_{ID}	V_{IL}	V_{CC}	V_{CC}	0089 H
	Device		V_{IL}	V_{IL}	X	V_{ID}	V_{IH}	V_{CC}	V_{CC}	11EEH

NOTES:
1. X can be V_{IL} or V_{IH}
2. See DC Programming Characteristics for V_{CP}, V_{PP} and V_{ID} voltages.
3. A_1–A_8, A_{10}–A_{15} = V_{IL}

Read Mode

The 27C210 has two control functions; both must be enabled to obtain data at the outputs. $\overline{CE}$ is the power control and device select. $\overline{OE}$ controls the output buffers to gate data to the outputs. With addresses stable, the address access time (t_{ACC}) equals the delay from $\overline{CE}$ to output (t_{CE}). Outputs display valid data t_{OE} after $\overline{OE}$'s falling edge, assuming t_{ACC} and t_{CE} times are met.

V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

Two Line Output Control

EPROMs are often used in larger memory arrays. Intel provides two control inputs to accommodate multiple memory connections. Two-line control provides for:

a) lowest possible memory power dissipation

b) complete assurance that data bus contention will not occur

To efficiently use these two control inputs, an address decoder should enable $\overline{CE}$, while $\overline{OE}$ should be connected to all memory devices and the system's $\overline{READ}$ control line. This assures that only selected memory devices have active outputs while deselected memory devices are in Standby Mode.

Standby Mode

Standby Mode substantially reduces V_{CC} current. When $\overline{CE}$ = V_{IH}, the outputs are in a high impedance state, independent of $\overline{OE}$.

Program Mode

Caution: Exceeding 14V on V_{PP} will permanently damage the device.

Initially, and after each erasure, all EPROM bits are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" are programmed, the data word can contain both "1s" and "0s". Ultraviolet light erasure is the only way to change "0s" to "1s".

Program Mode is entered when V_{PP} is raised to 12.75V. Data is introduced by applying a 16-bit word to the output pins. Pulsing $\overline{PGM}$ low while $\overline{CE}$ = V_{IL} and $\overline{OE}$ = V_{IH} programs that data into the device.

Program Verify

A verify should be performed following a program operation to determine that bits have been correctly programmed. With V_{CC} at 6.25V, a substantial program margin is ensured. The verify is performed with $\overline{CE}$ at V_{IL} and $\overline{PGM}$ at V_{IH}. Valid data is available t_{OE} after $\overline{OE}$ falls low.

Program Inhibit

Program Inhibit Mode allows parallel programming of multiple EPROMs with different data. $\overline{CE}$-high inhibits programming of non-targeted devices. Except for $\overline{CE}$, parallel EPROMs may have common inputs.

inteligent Identifier™ Mode

The inteligent Identifier Mode will determine an EPROM's manufacturer and device type, allowing programming equipment to automatically match a device with it's proper programming algorithm.

This mode is activated when a programmer forces 12V ±0.5V on A_9. With $\overline{CE}$, $\overline{OE}$, A_1–A_8, and A_{10}–A_{15} at V_{IL}, A_0 = V_{IL} will present the manufacturer code and A_0 = V_{IH} the device code. This mode functions in the 25°C ±5°C ambient temperature range required during programming.

UPGRADE PATH

Future upgrades to 2 Mbit and 4 Mbit densities are easily accomplished due to the standardized pin configuration of the 27C210. When the 27C210 is in Read Mode, the $\overline{PGM}$ input becomes non-functional. The $\overline{PGM}$ and NC pins may be V_{IL} and V_{IH}. This allows address lines A_{16}–A_{17} to be routed directly to these inputs in anticipation of future density upgrades. Systems designed for 1 Mbit program memories today can be upgraded to higher densities (2 Mbit and 4 Mbit) in the future with no circuit board changes.

5

SYSTEM CONSIDERATIONS

EPROM power switching characteristics require careful device decoupling. System designers are interested in 3 supply current issues: standby current levels (I_{SB}), active current levels (I_{CC}), and transient current peaks produced by falling and rising edges of $\overline{CE}$. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 μF ceramic capacitor connected between its V_{CC} and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every 8 devices, a 4.7 μF electrolytic capacitor should be placed at the array's power supply connection between V_{CC} and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

ERASURE CHARACTERISTICS

Erasure begins when EPROMs are exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain fluorescent lamps have wavelengths in the 3000Å–4000Å range. Data shows that constant exposure to room level fluorescent lighting can erase an EPROM in approximately 3 years, while it takes approximately 1 week when exposed to direct sunlight. If the device is exposed to these lighting conditions for extended periods, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure is exposure to ultraviolet light of wavelength 2537Å. The integrated dose (UV intensity $\times$ exposure time) for erasure should be a minimum of 15 Wsec/cm^2. Erasure time is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 μW/cm^2 power rating. The EPROM should be placed within 1 inch of the lamp tubes. An EPROM can be permanently damaged if the integrated dose exceeds 7258 Wsec/cm^2 (1 week @ 12000 μW/cm^2).



Figure 4. Quick-Pulse Programming™ Algorithm

Quick-Pulse Programming™ Algorithm

The Quick-Pulse Programming algorithm programs Intel's 27C210. Developed to substantially reduce programming throughput, this algorithm can program the 27C210 as fast as 8 seconds. Actual programming time depends on programmer overhead.

The Quick-Pulse Programming algorithm employs a 100 µs pulse followed by a word verification to determine when the addressed word has been successfully programmed. The algorithm terminates if 25 attempts fail to program a word.

The entire program pulse/word verify sequence is performed with V_{PP} = 12.75V and V_{CC} = 6.25V. When programming is complete, all words are compared to the original data with V_{CC} = V_{PP} = 5.0V.

DC PROGRAMMING CHARACTERISTICS $T_A = 25°C \pm 5°C$

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
I_{LI}	Input Load Current				1	μA	$V_{IN} = V_{IL}$ or V_{IH}
I_{CP}	V_{CC} Program Current	1			50	mA	$\overline{CE} = \overline{PGM} = V_{IL}$
I_{PP}	V_{PP} Program Current	1			50	mA	$\overline{CE} = \overline{PGM} = V_{IL}$
V_{IL}	Input Low Voltage		−0.1		0.8	V	
V_{IH}	Input High Voltage		2.4		6.5	V	
V_{OL}	Output Low Voltage (Verify)				0.45	V	$I_{OL} = 2.1$ mA
V_{OH}	Output High Voltage (Verify)		3.5			V	$I_{OH} = -2.5$ mA
V_{ID}	A_9 intelligent Identifier Voltage		11.5	12.0	12.5	V	
V_{PP}	V_{PP} Program Voltage	2, 3	12.5	12.75	13.0	V	
V_{CP}	V_{CC} Supply Voltage (Program)	2	6.0	6.25	6.5	V	

AC PROGRAMMING CHARACTERISTICS(4) $T_A = 25°C \pm 5°C$

Symbol	Parameter	Notes	Min	Typ	Max	Unit
t_{VCS}	V_{CP} Setup Time	2	2			μs
t_{VPS}	V_{PP} Setup Time	2	2			μs
t_{CES}	$\overline{CE}$ Setup Time		2			μs
t_{AS}	Address Setup Time		2			μs
t_{DS}	Data Setup Time		2			μs
t_{PW}	$\overline{PGM}$ Program Pulse Width		95	100	105	μs
t_{DH}	Data Hold Time		2			μs
t_{OES}	$\overline{OE}$ Setup Time		2			μs
t_{OE}	Data Valid from $\overline{OE}$	5			150	ns
t_{DFP}	$\overline{OE}$ High to Output High Z	5, 6	0		130	ns
t_{AH}	Address Hold Time		0			μs

NOTES:
1. Maximum current is with outputs O_0–O_{15} unloaded.
2. V_{CP} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
3. When programming, a 0.1 μF capacitor is required across V_{PP} and GND to suppress spurious voltage transients which can damage the device.
4. See AC Input/Output Reference Waveform for timing measurements.
5. t_{OE} and t_{DFP} are device characteristics but must be accommodated by the programmer.
6. Sampled, not 100% tested.

PROGRAMMING WAVEFORMS



REVISION HISTORY

Number	Description
03	Revised general datasheet structure, text to improve clarity Revised speed bin as follows: t_{ACC} was **130 ns**, is now **120 ns** t_{CE} was **130 ns**, is now **120 ns** t_{OE} was **60 ns**, is now **55 ns** Added PDIP package Revised I_{SB} Text Condition from $\overline{CE} = V_{CC}$ to $\overline{CE} = V_{CC} \pm 0.2V$ Revised V_{OL} from **0.4V** to **0.45V** Revised V_{OH} from $V_{CC} - 0.8V$ to **2.4V** Deleted 8 meg DIP, 4 and 8 Meg PLCC references Deleted EXPRESS page