MOS INTEGRATED CIRCUIT μ PD78P214

8-BIT SINGLE-CHIP MICROCOMPUTER

DESCRIPTION

The μ PD78P214 is an 8-bit single-chip microcomputer with the on-chip mask ROM of the μ PD78214 replaced with an EPROM or one-time PROM. Since the μ PD78P214 is a user-programmable microcomputer, it is suitable for system development evaluation and small production.

Use this manual together with μ PD78214 manuals.

Furthermore, for details of the internal functions, be sure to see the separate "78K/II Series User's Manual Instruction Volume" and "µPD78214 Series User's Manual Hardware Volume"

In this document, "PROM" is used in parts common to one-time PROM products and EPROM products.

FEATURES

- µPD78214 compatible
- On-chip EPROM
 - μPD78P214DW
 Reprogrammable (suitable for system development)
- μPD78P214CW/GC/GJ/GQ/L : One-time programmable (suitable for small production)
- QTOP[™] microcomputer compatibility
- Remarks "QTOP microcomputer" is the generic name for NEC single-chip microcomputers with on-chip onetime PROM which are totally supported from program writing through printing, screening and verification.

ORDERING INFORMATION

Ordering Code	Package	On-chip ROM
μPD78P214CW	64-pin plastic shrink DIP (750 mil)	one-time PROM
µPD78P214GC-AB8	64-pin plastic QFP (🗆 14 mm)	one-time PROM
μPD78P214GJ-5BJ	74-pin plastic QFP (🗆 20 mm)	one-time PROM
μPD78P214GQ-36	64-pin plastic QUIP	one-time PROM
μPD78P214L	64-pin plastic QFJ (🗆 950 mil)	one-time PROM
μPD78P214DW	64-pin ceramic shrink DIP (CERDIP)	EPROM
	(with window) (750mil)	

QUALITY GRADE

Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change with-out notice.

Document No. IC-2481E (0. D. No. IC-7732E) Date Published December 1993 P Printed in Japan

The mark * shows major revised points.

© NEC Corporation 1989

NEC

PIN CONFIGURATION (TOP VIEW)

(1) Normal Operating Mode

(a) 64-pin plastic shrink DIP, 64-pin plastic QUIP, and 64-pin ceramic shrink DIP (CERDIP) (with window)





6427525 0085906 746 📟



Powered by ICminer.com Electronic-Library Service CopyRight 2003



NEC

(c) 74-pin plastic QFP



6427525 0085908 519 🔳

Powered by ICminer.com Electronic-Library Service CopyRight 2003

(d) 68-pin plastic QFJ



6427525 0085909 455 **MM**

- (2) PROM Programming Mode (P20/NMI = 12.5 V, RESET = L)
 - (a) 64-pin plastic shrink DIP, 64-pin plastic QUIP, and 64-pin ceramic shrink DIP (CERDIP) (with window)



Note Processing for pins which are not used in the PROM programming mode is indicated in parentheses.

L : Connect these pins independently to VSS via a resistor.

G : Connect these pins to VSS.

Open : No connection required.

6

🖿 6427525 OO85910 177 🖿

(b) 64-pin plastic QFP



Note Processing for pins which are not used in the PROM programming mode is indicated in parentheses.

- L : Connect these pins independently to Vss via a resistor.
- G : Connect these pins to Vss.
- Open : No connection required.

6427525 0085911 003 🎟

(c) 74-pin plastic QFP



Note Processing for pins which are not used in the PROM programming mode is indicated in parentheses.

L : Connect these pins independently to Vss via a resistor.

G : Connect these pins to Vss.

Open : No connection required.

Remarks NC : not connected internally.

8

🖿 6427525 0085912 T4T 📰

(d) 68-pin plastic QFJ



Note Processing for pins which are not used in the PROM programming mode is indicated in parentheses.

L : Connect these pins independently to Vss via a resistor.

G : Connect these pins to Vss.

Open : No connection required.

Remarks NC : not connected internally.

| 6427525 0085913 986 📖

NEC

μPD78P214

P00 to P07	:	Port 0	RD	:	Read Strobe
P20 to P27	:	Port 2	WR	•	Write Strobe
P30 to P37	:	Port 3	WAIT	:	Wait
P40 to P47	:	Port 4	ASTB	:	Address Strobe
P50 to P57	:	Port 5	REFRO	:	Refresh Request
P60 to P67	:	Port 6	RESET	:	Reset
P70 to P75	:	Port 7	X1, X2	:	Crystal
TO0 to TO3	:	Timer Output	ĒĀ	:	External Access
CI	:	Clock Input	AN0 to AN7	:	Analog Input
RxD	:	Receive Data	AVREF	:	Reference Voltage
TxD	:	Transmit Data	AVss	:	Analog Ground
SCK	:	Serial Clock	Voo	:	Power Supply
ASCK	:	Asynchronous Serial Clock	Vss	:	Ground
SB0	:	Serial Bus	NC	:	Non-Connection
SI	:	Serial Input	CE	:	Chip Enable
SO	:	Serial Output	ŌĒ	:	Output Enable
NMI	:	Non-Maskable Interrupt	Vpp	:	Programming Power Supply
INTP0 to INTP5	:	Interrupt From Peripherals			
AD0 to AD7	:	Address/Data Bus			
A8 to A19	:	Address Bus			

🗰 6427525 0085914 812 🖿

Powered by ICminer.com Electronic-Library Service CopyRight 2003

10

INTERNAL BLOCK DIAGRAM



CONTENTS

1.	PIN FUNCTIONS	
	1.1 NORMAL OPERATING MODE	
	PIN FUNCTIONS	
2.	DIFFERENCES BETWEEN µPD78P214 AND µPD78214	
3.	PROGRAMMING	
	3.1 OPERATING MODE	
	3.2 PROM WRITE PROCEDURE	
	3.3 PROM READ PROCEDURE	20
4.	ERASE CHARACTERISTICS (µPD78P214DW ONLY)	21
5.	ERASE WINDOW SEALING (µPD78P214DW ONLY)	21
6.	SCREENING OF ONE-TIME PROM PRODUCTS	21
7.	ELECTRICAL SPECIFICATIONS	22
8.	PACKAGE INFORMATION	42
9.	RECOMMENDED SOLDERING CONDITIONS	47
API	PENDIX. DEVELOPMENT TOOLS	

1. PIN FUNCTIONS

1.1 NORMAL OPERATING MODE

(1) Ports

Pin Name	Input/Output	Dual Function Pin	Function
P00 to P07	Output	—	Port 0 (P0): Use enabled as a real-time output port (4 bits × 2). Transistor direct drive capability.
P20		NMI	
P21		INTPO	
P22		INTP1	Port 2 (P2):
P23	Incut	INTP2/CI	P20 is abled for use as a general-purpose port (non-maskable interrupt).
P24	- Input	INTP3	However, input level can be checked in the interrupt routine. P22 to P27 are specifiable for on-chip resistor connection
P25		INTP/ASCK	in 6-bit batch by software.
P26		INTP5	
P27		SI	
P30		RxD	
P31	Input/output	TxD Port 3 (P3):	
P32		SCK	Input/output specifiable as a bit-wise. Input mode pins specifiable for on-chip pull-up resistor
P33		SO/SB0 connection as a batch by software.	
P34 to P37		TO0 to TO3	
P40 to P47	Input/output	AD0 to AD7	Port 4 (P4): Input/output specifiable for eight bits at one time. Specifiable for on-chip pull-up resistor connection in 8- bit batch by software.
P50 to P57	Input/output	A8 to A15	Port 5 (P5); Input/output specifiable as a bit-wise. Input mode pins specifiable for on-chip pull-up resistor connection as a batch by software. LED direct drive capability.
P60 to P63	Output	A16 to A19	
P64		RD	Port 6 (P6):
P65	Input/output	WR	Input/output specifiable as a bit-wise for P64 to P67. The connection of the on-chip pull-up resistor can be
P66	πιραφούζραι	WAIT/AN6	specified as a batch for input mode pins P64 to P67 in a software.
P67		REFRQ/AN7	
P70 to P75	Input	AN0 to AN5	Port 7 (P7)

➡ 6427525 0085917 521 ➡

13

(2) Other than ports

Pin Name	Input/Output	Function	Dual Function Pin
TO0 to TO3	Output	Timer output	P34 to P37
CI	Input	Count clock input to 8-bit timer/counter 2	P23/INTP2
RxD	Input	Serial data input (UART)	P30
TxD	Output	Serial data output (UART)	P31
ASCK	Input	Baud rate clock input (UART)	P25/INTP4
SB0	Input/output	Serial data input/output (SBI)	P33/SO
SI	Input	Serial data input (3-wire serial I/O)	P27
SO	Output	Serial data output (3-wire serial I/O)	P33/SB0
SLK	Input/output	Serial clock input/output (SBI, 3-wire serial I/O)	P32
NMI			P20
INTP0			P21
INTP1			P22
INTP2	Input	External interrupt request	P23/CI
INTP3			P24
INTP4			P25/ASCK
INTP5			P26
AD0 to AD7	Input/output	Time-multiplexing address/data bus (external memory connection)	P40 to P47
A8 to A15	Output	Higher address bus (external memory connection)	P50 to P57
A16 to A19	Output	Expanded higher address (external memory connection)	P60 to P63
RD	Output	Read strobe for external memory	P64
WR	Output	Write strobe for external memory	P65
WAIT	Input	Wait insert	P66/AN6
ASTB	Output	Latch timing output of time-multiplexing addresses (A0 to A7) (in external memory access)	
REFRO	Output	Refresh pulse output to external pseudo static memory	P67/AN7
RESET	Input	Chip reset	
X1	İnput		
X2		Crystal connection for system clock oscillation (clock to X1 enabled)	
ĒĀ	input	ROM-less operation specification (external access in the same space as internal ROM)	
AN0 to AN5			P70 to P75
AN6, AN7	Input	Analog voltage input for A/D converter	P66/WAIT, P67/REFRQ
AVREF		Reference voltage application for A/D converter	
AVss		GND for A/D converter	
VDD		Positive power supply	
Vss		GND	
NC			

14

6427525 0085918 468 **F**

_

1.2 PROM PROGRAMMING MODE (P20/NMI = +12.5 V, RESET = L)

Pin Name	Input/Output	Function			
P20/NMI					
RESET	Input	PROM programming mode set			
A0 to A14		Address bus			
D0 to D7	Input/output	Data bus			
ĈĒ		PROM enable input			
ŌĒ	Input	Read strobe for PROM			
Vm		Write power supply			
Vod		Positive power supply			
Vss		GND			
NC					

🖬 6427525 0085919 ЭТ4 🔳

2. DIFFERENCES BETWEEN μ PD78P214 AND μ PD78214

Since the μ PD78P214 is a product with the μ PD78214 on-chip mask ROM replaced with a rewritable EPROM, functions other than those related to EPROM, such as write/verify, are the same as those of the μ PD78214. Table 2-1 shows the differences between μ PD78P214 and μ PD78214.

For details regarding the CPU functions and on-chip hardware, refer to the μ PD78214 Series User's Manual and relevant manuals.

ltem	μPD78P214	μPD78214
On-chip program memory	EPROM	Mask ROM
EPROM programming pin	Yes	No
Package	 64-pin plastic shrink DIP 64-pin plastic QUIP 64-pin plastic QFJ 64-pin plastic QFP 74-pin plastic QFP 64-pin ceramic shrink DIP (with window)* 	

Table 2-1 Differences between μ PD78P214 and μ PD78214

Reprogrammable.

16

3. PROGRAMMING

The on-chip program memory of the μ PD78P214 is a 16384 × 8-bit electrically programmable PROM. For PROM programming, the PROM programming mode is set using the NMI and RESET pins.

The programming characteristics are compatible with the μ PD27C256A*. However, no write is performed to addresses 4000H to 7FFFH. In a data read or verify operation, FFH is read from addresses 4000H to 7FFFH.

- Not applicable to a mode with a program pulse of 100µs.
- Note In PROM programming, the address range of 000H to 3FFFH should be programmed. For a programmer with which address specification is impossible, be sure to write FFH to address 4000H. If data guaranteed for the μPD78P214.

The use of address 4000H is reserved by NEC for the future function expansion.

3.1 OPERATING MODE

When +6 V and +12.5 V are applied to Voo pin and VPP pin, respectively, the μ PD78P214 is set to the program-write/ verify mode. This mode can be reset to the operating mode described in Table 3-1 by setting CE and OE pins.

In the read mode, the μ PD78P214 can read the PROM contents.

Pin Mode	NMI	RESET	ĈĒ	ŌĒ	Vpp	Vod	D0 to D7
Program write	+12.5 V		L	н			Data input
Program verify			н	L	+12.5 V	+6 V	Data output
Program inhibit		L	н	н			High impedance
Read		•	L	L			Data output
Output disable			L	н	+5 V	+5 V	High impedance
Standby			н	L/H			High impedance

Table 3-1 PROM Programming Operating Mode

Note When VP is set to +12.5 V and Vp is set to +6 V, it is inhibited to set both \overrightarrow{CE} and \overrightarrow{OE} to L.

NEC

3.2 PROM WRITE PROCEDURE

PROM write can be executed at high speeds using the following procedure:

- (1) Fix the RESET pin to the low level. Apply +12.5 V to the NMI pin. Treat all other unused pins as shown in the pin configuration.
- (2) Apply +6 V to the Voo pin and +12.5 V to the VPP pin.
- (3) Supply the initial address.
- (4) Supply write data.
- (5) Supply a 1 ms program pulse (active low) to the \overline{CE} pin.
- (6) Set the verify mode. If data has been written, procedure to step (8). If data has not been written, repeat steps (4) to (6). If data cannot yet be written after repeating the three steps 25 times, proceed to step (7).
- (7) Stop carrying out the write operation assuming that the device is defective.
- (8) Supply write data and then supply (number of repetitions of steps (4) to (6): X) × 3 ms program pulses (additional write).
- (9) Increment the address.
- (10) Repeat steps (4) to (9) up to the final address.

The timings in steps (2) to (8) are shown in Fig. 3-1.





Powered by ICminer.com Electronic-Library Service CopyRight 2003





6427525 0085923 825 📟

NEC

3.3 PROM READ PROCEDURE

PROM contents can be read into the external data bus (D0 to D7) using the following procedure:

- (1) Fix the RESET pin to the low level. Apply +12.5 V to the NMI pin. Treat all other unused pins as shown in the pin configuration.
- (2) Apply +5 V to the Vob and VPP pins.
- (3) Input the address of the data to be read to the A0 to A14 pins.
- (4) Set the read mode.
- (5) Output data to the D0 to D7 pins.

The timings in steps (2) to (5) are shown in Fig. 3-3.

Fig. 3-3 PROM Read Timings



🖬 6427525 0085924 761 🔳

20

4. ERASE CHARACTERISTICS (μPD78P214DW ONLY)

The μ PD78P214DW can erase the programmed data content (FFH) by applying light having wavelengths of less than about 400 nm.

To erase the μ PD78P214DW program memory contents, normally apply ultraviolet rays having a wavelength of 254 nm. The total radiation required to erase the μ PD78P214DW contents completely is a minimum of 15 W·s/cm² (ultraviolet strength × erase time). The erase time is approximately 15 to 20 minutes (when a 12000 μ W/cm² ultraviolet lamp is used). The erase time may possible become longer due to deterioration in the performance of the ultraviolet lamp or fouling of the package window. For the erase operation, place the μ PD78P214DW within 2.5 cm from the ultraviolet lamp. Use the ultraviolet lamp with the filter removed.

5. ERASE WINDOW SEALING (µPD78P214DW ONLY)

Except when erasing EPROM contents, apply a protective seal to the erase window. This is important to prevent the EPROM contents from being inadvertently erased due to light other than the erase lamp or the internal circuits other than the EPROM from malfunctioning due to light.

6. SCREENING OF ONE-TIME PROM PRODUCTS

By reason of their structure, one-time PROM products (μ PD78P214CW, μ PD78P214GC-AB8, μ PD78P214GJ-5BJ, μ PD78P214GQ-36, and μ PD78P214L) cannot be fully tested by NEC prior to shipment. After the necessary data has been written, it is recommended that screening be performed for PROM verification after hightemperature storage under the following conditions.

Storage Temperature	Storage Period		
125 °C	24 hrs.		

Under the generic name "QTOP microcomputer", NEC offers a charged service covering one-time PROM writing, printing, screening and verification. Please consult our sales representative for details.

| 6427525 0085925 6T8 📖

7. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (Ta = +25 °C)

PARAMETER	SYMBOL	TEST CONDITIONS	RATING	UNIT
	Voo		0.5 to +7.0	V
Supply voltage	AVREF		-0.5 to Vpp +0.5	v
	AVes		-0.5 to +0.5	v
input voltage	Vii		-0.5 to Vpp +0.5	V
	Vi2	•1	-0.5 to AVas +0.5	V
	Via	*2	-0.5 to +13.5	v
Output voltage	Vo		-0.5 to Voo +0.5	v
		1 pin	15	mA
Output current low	lo.	All output pins total	100	mA
		1 pin	-10	mA
Output current high	юн	All output pins total	50	mA
Operating temperature	Tapt		-40 to +85	°C
Storage temperature	Tstg		-65 to +150	°C

- 1. 70/AN0 to P75/AN5, P66/WAIT/AN6, and P67/REFRQ/AN7 pins except for those used as A/D converter input pins and those selected by ANI0 to ANI2 bits of the ADM register when the A/D converter is not in operation. However, it is required that the Vn absolute maximum rating is satisfied.
 - 2. P20/NMI, EA/VPP and P21/INTP0/A9 pins in the PROM programming mode

OPERATING CONDITIONS

CLOCK FREQUENCY	OPERATING TEMPERATURE (Top)	SUPPLY VOLTAGE (Voo)
4 MHz ≤ fxx ≤ 12 MHz	-40 to +85 °C	+5.0 V±10%

CAPACITANCE (Ta = +25 °C, Voo = Vas = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	Ci	f = 1 MHz			20	pF
Output capacitance	Co	unmeasured pins			20	pF
I/O capacitance	Сю	returned to 0 V.			20	рF

22

🖬 6427525 OO85926 534 🎟

OSCILLATOR CHARACTERISTICS (Ta = -40 to +85 °C, V₀₀ = +5 V ±10 %, V₆₅ = 0 V)

RESONATOR	RECOMMENDED CIRCUIT	PARAMETER	MIN.	MAX.	Unit
Ceramic resonator or crystal resonator	X1 X2 Vss C1 C2 777	Oscillator frequency (fxx)	4	12	MHz
External clock	x1 x2	X1 input frequency (fx)	4	12	MHz
	нсмоя	X1 input rising/falling time (txx, txr)	0	30	ns
		X1 input high/low level width (twxH, twxL)	30	130	ns

Note When using the clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Wiring should be as short as possible.
- Wiring should not cross other signal lines.
- Wiring should be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as Vss. Do not ground pattern in which a high current flows.
- Do not fetch a signal from the oscillator.

RECOMMENDED OSCILLATION CIRCUIT CONSTANTS

CERAMIC RESONATOR

MANUFACTURER	FREQUENCY	PRODUCT NAME	RECOMMENDE	RECOMMENDED CONSTANTS		
	[MHz]		C1 [pF]	C2 [pF]		
		CSA12.0MT	30	30		
	12	CST12.0MT	Capacitor o	n-chip type		
Mursta Mfg. Co., Ltd.		CSA4.00MG040	100	100		
	•	CST4.00MG040	Capacitor o	n-chip type		
Kyocera Corporation	12	KBR12.0M	33	33		

CRYSTAL RESONATOR

MANUSACTURER	FREQUENCY	PRODUCT NAME	RECOMMENDE	D CONSTANTS
MANUFACTURER	(MHz)		C1 [pF]	C2 (pF)
Kinseki, Ltd.	12	HC-49/U	18	18

PARAMETER	SYMBOL		TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage low	ViL			0		0.8	v
	ViH1	Pins	except for *1 and *2	2.2		VDD	v
Input voltage high	ViH2	Pin of *1		2.2		AVREF	v
	Vінз	Pin o	f *2	0.8Vpp		Voo	v
Output voltage low	Vol1	Iol =	2.0 mA			0.45	v
	Vol2	Iol =	8.0 mA *3			1.0	v
	VoH1	Іон =	–1.0 mA	Voo-1.0			v
Output voltage high	Vohz	lон = −100 <i>µ</i> А		V00-0.5			v
	Vонз	loн = -5.0 mA *4		2.0	_		v
X1 input current low	lu.	$0 V \leq V_1 \leq V_{IL}$				-100	μA
X1 input current high	lui	Vінз ≤	Vi ≤ Vpo			100	<u></u>
Input leakage current	lu	0 V ≤	VI S VDD			±10	<u></u>
Output leakage current	luo	0 V 5	Vo≤Vpo			±10	μΑ
AVREF current	Alref	Opera	ating mode fix = 12 MHz		1.5	5.0	mA
Voo supply current	looi	Opera	ating mode fix = 12 MHz		20	40	mA
The supply current	1002	HALT	mode fxx = 12 MHz		7	20	mA
Data retention voltage	VDDDR	STOP mode		2.5		5.5	v
Data retention current		STOP	VDODR = 2.5 V		2	20	μA
Data retention current	IDDOR	mode	VDDDR = 5 V ±10 %		5	50	μΑ
Pull-up resistor	RL	Vi = 0	v	15	40	80	kΩ

DC CHARACTERISTICS (Ta = -40 to +85 °C, VDD = +5 V \pm 10 %, Vss = 0 V)

- P70/AN0 to P75/AN5, P66/WAIT/AN6, and P67/REFRQ/AN7 pins except for those used as A/D converter input pins and those selected by ANI0 to ANI2 bits of the ADM register when the A/D converter is not in operation.
 - 2. X1, X2, RESET, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2/CI, P24/INTP3, P25/INTP4/ASCK, P26/INTP5, P27/SI, P32/SCK, P33/SO/SB0, EA pins
 - 3. P40/AD0 to P47/AD7, P50/A8 to P57/A15 pins
 - 4. P00 to P07 pins

AC CHARACTERISTICS (Ta = -40 to +85 °C, Vop = +5 V \pm 10 %, Vss = 0 V)

READ/WRITE OPERATION (1/2)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
X1 input clock cycle time	toxx		82	250	ns
Address set-up time (to ASTB1)	tsast •		52		ns
Address hold time (from ASTB↓)	* theta		25		ns
Address hold time (from RDT)	thra		30		ns
Address hold time (from WRT)	thwa		30		ns
$\overline{RD}\downarrow$ delay time from address	tdar •		129		ns
Address float time (from $\overline{RD}\downarrow$)	tfar •		11		ns
Data input time from address	toaid •	Number of waits = 0		228	ns
Data input time from ASTB↓	tostio +	Number of waits = 0		181	ns
Data input time from RDJ	tonio •	Number of waits = 0		100	ns
RD↓ delay time from ASTB↓	tostr •		52		ns
Data hold time (from RD1)	thrid		0		ns
Address active time from RD1	tora •		124		ns
ASTB1 delay time from RD1	torst •		124		ns
RD low-level width	twr. •	Number of waits = 0	124		ns
ASTB high-level width	twsth •		52		កទ
WRJ delay time from address	tDAW *		129		nş
Data output time from ASTB↓	tostoo •			142	ns
Data output time from WRJ	towoo			60	ns
	tostwi •	With refreshing desabled	52		ns
WR↓ delay time from ASTB↓	tostwz •	With refreshing enabled	129		ns
Data set-up time (to WR ¹)	tsoown •	Number of waits = 0	146		ns
Data set-up time (to WRJ)	tsoowe •	With refreshing enabled	22		ns
Data hold time (from WR1) *	thwoo		20		ńs
ASTB [↑] delay time from WR [↑]	towst •		42		ns
	tww.1 •	With refreshing desabled Number of waits = 0	196		ns
WR low-level width	tww.2•	With refreshing enabled Number of waits = 0	114		ns
WAIT↓ input time from address	toawr •			146	ns
WAIT↓ input time from ASTB↓	tostwt •			84	ns

• The hold time includes the time to hold the VoH and VoL under the load conditions of $C_L = 100 \text{ pF}$ and $R_L = 2 \text{ k}\Omega$.

Remarks 1. The values in the above table are based on "fxx = 12 MHz and $C_L = 100 \text{ pF}^*$.

2. For a parameter with a dot(•) in the SYMBOL column, refer to "tcvx DEPENDENT BUS TIMING DEFINITION" as well.

26

 \star

🔲 6427525 0085930 T65 📖

.

READ/WRITE OPERATION (2/2)

PARA	METER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
WAIT hold time	from ASTB↓	tHSTWT •	No. of external waits = 1	174		ns
WAITT delay tim	ne from ASTB↓	tostwth •	No. of external waits = 1		273	ns
WAIT↓ input tim	ne from RD↓	torwil •			22	ns
WAIT hold time	from RD↓	thrwt •	No. of external waits = 1	87		ns
WAIT1 delay tim	ne from RD↓	torwth •	No. of external waits = 1		186	ns
Data input time	from WAIT1	towno •			62	ns
WR1 delay time	from WAIT1	towrw •		154		ns
RD1 delay time	from WAIT1	towra •		72		ns
WAIT input time (At refresh disal		towwtl •			22	ns
WAIT hold time	Refresh disabled	thwwti •	No. of external waits = 1	87		ns
from ₩R↓	Refresh enabled	tHWW72 *	No. of external waits = 1	5		ns
WAIT1 delay	Refresh disabled	towwrn1 •	No. of external waits = 1		186	ns
time from ₩R↓	Refresh enabled	towwTH2 •	No. of external waits = 1		104	ns
REFRQ↓ delay ti	me from RD1	toraro •		154		ns
REFRQ↓ delay ti	me from WR1	townfo •		72		ns
REFRO low-level	l width	twrfal •		120		ns
ASTB [↑] delay tim	ne from REFROT	torfast .		280		ns

Remarks 1. The values in the above table are based on "fxx = 12 MHz and C_L = 100 pF".

2. For a parameter with a dot(-) in the SYMBOL column, refer to "torx DEPENDENT BUS TIMING DEFINITION " as well.

🔳 6427525 0085931 9T1 📰

SERIAL OPERATION

PARAMETER	SYMBOL		TEST CONDITIONS	MIN.	MAX.	UNIT
		Input	External clock	1.0		μs
Serial clock cycle time	tcyax	0	Internal divided by 16	1.3		μs
		Output	Internal divided by 64	5.3		μs
Serial clock low-level width		Input	External clock	420		ns
	twiki		Internal divided by 16	556		ns
		Output	Internal divided by 64	2.5		με
Serial clock high-level width		Input	External clock	420		ns
	tware .		Internal divided by 16	556		ns
		Output	Internal divided by 64	2.5		μs
SI, SB0 set-up time (to SCKT)	teesk			150		ns
SI, SB0 hold time (from SCKT)	theek			400		ns
SO/SB0 output delay time	tosaski	•	ush-pull output serial I/O mode)	0	300	ns
(from SCK)	tosask2	Open-dr RL = 1 kd	ain output (SBI mode), Q	0	800	ns
SB0 high hold time (from SCKT)	these			4		tevx
SB0 low set-up time (to $\overline{SCK}\downarrow$)	tasask	SBI mod	le	4		tevx
SB0 low-level width	tweel			4		tcvx
SB0 high-level width	tween			4		torx

Remarks The values in the above table are based on "fxx = 12 MHz and $C_L = 100 \text{ pF}^*$.

28

🖬 6427525 OO85932 838 酬

OTHER OPERATIONS

SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
twnn.		10	[μs
tunin		10		
twrrL				μs tcyx
Тилтн				tcyx
TWMEL				
Demos				μs
	DANIH DANIH DANTL DANTH	twnik 1 twniki 1 twniki 1 twniki 1 twniki 1 twniki 1 twniki 1	twnik 10 twnik 10 twnik 10 twnik 24 twnik 10	twnik 10 twniki 10 twniki 10 twniki 24 twniki 10

EXTERNAL CLOCK TIMING

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
X1 input low-level width	twoa.		30	130	ns
X1 input high-level width	twich		30	130	
X1 input rise time	ton		0	30	ns
X1 input fall time	tor-		0	30	
X1 input clock cycle time	tovx		82	250	

A/D CONVERTER CHARACTERISTICS (Ta = -40 to +85 °C, VD = +5 V ±10 %, Vss = AVss = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Resolution			8		<u> </u>	bit
		4.0 V \leq AVREF \leq V _{DD} Ta = -10 to +70 °C			0.4	*
Overall error ^e		3.4 V \leq AVREF \leq VDD Ta = -10 to +70 °C			0.8	%
		4.0 V S AVREF S VDD			0.8	%
Quantization error				[±1/2	LSB
Conversion time	1conv	82 ns ≤ tevx < 125 ns (The FR bit of ADM is to be "0")	360			terx
		125 ns ≤ toxx ≤ 250 ns (The FR bit of ADM is to be "1")	240			tow
Sampling time	Isour	82 ns ≤ tcvx < 125 ns (The FR bit of ADM is to be "0")	72			tevx
		125 ns \leq texx \leq 250 ns (The FR bit of ADM is to be "1")	48			tevx
Analog input voltage	Vian		-0.3		AVref +0.3	v
Analog input impedance	Ran			1000		MΩ
Reference voltage	AVnef		3.4		Voo	v
AVNE Current	Ainer	fix = 12 MHz		1.5	5.0	mA
		STOP mode		0.2	1.5	mA

• Quantization error is not included. Represented by the ratio to full-scale value.

🖿 6427525 DO85933 774 📟

29

terx DEPENDENT BUS TIMING DEFINITION (1/2)

PARAMETER	SYMBOL	CALCULATION FORMULA	MIN./MAX.	12 MHZ	UNIT
X1 input clock cycle time	tevx	<u></u>	MIN.	82	ns
Address set-up time (to ASTBJ)	teas t	tcyx - 30	MIN.	52	ns
RD↓ delay time from address	town	2tcvx - 35	MIN.	129	ns
Address float time (from RDJ)	tfar	tcvx/2 - 30	MIN.	11	ns
Data input time from address	toaro	(4 + 2n) toxx - 100	MAX.	228*	ns
Data input time from ASTB	tosno	(3 + 2n) toxx - 65	MAX.	181•	ns
Data input time from RDJ	tonio	(2 + 2n) tcvx - 64	MAX.	100*	ns
RD↓ delay time from ASTB↓	LDSTR.	tevx - 30	MIN.	52	ns
Address active time from RDT	tona	2tcvx - 40	MIN.	124	ns
ASTBT delay time from RDT	tonst	2tcvx - 40	MIN.	124	ns
RD low-level width	twill	(2 + 2n) tcyx - 40	MIN.	124*	ns
ASTB high-level width	tweth	tovx - 30	MIN.	52	ns
WRJ delay time from address	toaw	2tcvx - 35	MIN.	129	ńs
Data output time from ASTBJ	tosтoo	tcyx + 60	MAX.	142	ns
	toerwi	tevx – 30 (With refreshing disabled)	MIN.	52	ns
WR↓ delay time from ASTB↓	tostw2	2tcyx - 35 (With refreshing enabled)	MIN.	129	ns
Data set-up time (to WRT)	teoown	(3 + 2n) tcvx - 100	MIN.	146*	ns
Data set-up time (to WRJ)	tsoowr	terx - 60 (With refreshing enabled)	MIN.	22	ns
ASTBT delay time from WRT	tower	toyx - 40	MIN.	42	ns
	tww.1	(3 + 2n) texx - 50 (With refreshing disabled)	MIN.	196*	ns
WR low-level width	tww.2	(2 + 2n) terx - 50 (With refreshing enabled)	MIN.	114•	ns
WAIT input time from address	toawt	3tcyx - 100	MAX.	146	ns
WAIT input time from ASTB	tostwr	2tcvx - 80	MAX.	84	ns

×

 \star

Remarks "n" indicates the number of waits.

When n = 0

30

🔲 6427525 0085934 600 🔜

PARAN	METER	SYMBOL	CALCULATION FORMULA	MIN./MAX.	12 MHZ	UNIT
WAIT hold time from ASTB		LINETWT	2Xtcvx + 10	MIN.	174•	ns
WAITT delay tin	ne from ASTB↓	LDETWTH	2(1 + X)terx - 55	MAX.	273 °	ns
WAIT input tin	ne from RDJ	LORWIL	tcvx - 60	MAX.	22	ns
WAIT hold time	from RDJ	DHRWT	(2X - 1)tcvx + 5	MIN.	87•	ns
WAITT delay tin	ne from RD↓	LDRWTH	(2X + 1)tcvx - 60	MAX.	186*	ns
Data input time	from WAITT	1.0WTID	terx - 20	MAX.	62	
WRT delay time from WAITT		towrw	2tcyx - 10	MIN.	154	ns
RD1 delay time from WAIT1		town	tevx - 10	MIN.	72	ns
WAIT input time (At refresh disa	1	towwn.	tevx - 60	MAX.	22	ns
WAIT hold time	Refresh disabled	DWWT1	(2X - 1)tcrx + 5	MIN.	87*	ns
from ₩R↓	Refresh enabled	LHWWT2	2(X - 1)tcvx + 5	MIN.	5*	ns
WAITT delay	Refresh disabled	towwTh1	(2X + 1)torx - 60	MAX.	186•	ns
time from WRJ	Refresh enabled	towwniz	2Xtcvx - 60	MAX.	104•	ns.
REFROJ delay time from RD1		tonnea	2tcvx - 10	MIN.	154	ns
$\overline{REFRQ}\downarrow$ delay time from $\overline{WR}\uparrow$		townso.	tovx - 10	MIN.	72	ns
REFRQ low-level	width	twarou	2tcvx - 44	MIN.	120	N 5
ASTB1 delay tim	e from REFROT	TORPOST	4tcvx - 48	MIN.	280	កន

terx DEPENDENT BUS TIMING DEFINITION (2/2)

Remarks 1. X : The number of the external wait. (1, 2, ...)

2. $tcyx \equiv 82 \text{ ns} (fox = 12 \text{ MHz})$

When X = 1

.....

■ 6427525 0085935 547 ■

DATA RETENTION CHARACTERISTICS (Ta = -40 to +85 °C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data retention voltage	Vodor	STOP mode	2.5		5.5	v
Data retention current	looon	VDDOR = 2.5 V		2	20	μA
		VDODR = 5 V ±10 %		5	50	μA
Voo rise time	tavo		200			μs
Voo fall time	t⊧vo		200			μs
Voo hold time (from STOP mode setting)	thyd		0			ms
STOP release signal input time	tore.		0			ms
Oscillation stabilization wait time	twait	Crystal resonator	30			ms
		Ceramic resonator	5			ms
Low-level input voltage	Vil	Specified pin*	0		0.1 VDDDR	v
High-level input voltage	Ин		0.9 VDODR		VDODR	v

 RESET, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2/CI, P24/INTP3, P25/INTP4/ASCK, P26/INTP5, P27/SI, P32/SCK, P33/SO/SB0 EA pins

AC Timing Test Point

32



🖬 6427525 OO85936 483 📰



×

Timing Waveform

Read operation



.....

Write operation



🗰 6427525 0085937 31T 🖿

33

External WAIT Signal Input Timing

Read operation



Write operation



Refresh Timing Waveform

Refresh after read



Refresh after write



🔲 6427525 OO85939 192 🎟

Serial Operation

3-wire serial I/O mode



SBI Mode

36

Bus release signal transfer



Command signal transfer



■ 6427525 0085940 904 **■**


Interrupt Input Timing



Reset Input Timing



| 6427525 0085941 840 🎟

External Clock Timing

NEC



Data Retention Characteristics



DC PROGRAMMING CHARACTERISTICS (Ta = 25 ± 5 °C, Vp *1= 12.5 ± 0.5 V, Vss = 0 V)

PARAMETER	SYMBOL	SYMBOL*2	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage high	VIH	Viн		2.4		VDOP+0.3	v
Input voltage low	ViL	Va		-0.3		0.8	v
Input leakage current	kup	lu	0 S VI S VDOP			10	 μΑ
Output voltage high	Vон1	Vонт	юн = -400 μА	2.4			v
output voitage nigh	Voh2	Voh2	loн = −100 µА	Vpc-0.7			v
Output voltage low	Vol	Vol	юн = 2.1 mA			0.45	v
Output leakage current	lio		$0 \leq V_0 \leq V_{DDP}, \overline{OE} = V_{H}$	[10	μА
NMI pin high-voltage input current	lie					±10	μA
Voor power supply voltage	Mars		Program memory write mode	5.75	6.0	6.25	v
vous power supply voitage	Voop	Vcc	Program memory read mode	4.5	5.0	5.5	v
V⇔ power supply voltage	Vee	Vee	Program memory write mode	12.2	12.5	12.8	v
the power supply voitage	VP	VPP	Program memory read mode	VPP = VDOP			v
			Program memory write mode		5	30	mA
Voor power supply current	ico	kc	Program memory read mode CE = VIL, VI = VIH		5	30	mA
V# power supply current	irr	lee	$\frac{Program}{CE} = V_{H}, \overline{OE} = V_{H}$		5	30	mA
			Program memory read mode		1	100	μA

• 1. Voltage applied to P20/NMI pin

2. Symbol of the corresponding μ PD27C256A

📖 6427525 0085943 613 🛲

-

PROGRAM OPERATION

AC CHARACTERISTICS (Ta = 25 ±5 °C, VP *1 = 12.5 ±0.5 V, Voo = 6 ±0.25 V, VP = 12.5 ±0.3 V, Vss = 0 V)

PARAMETER	SYMBOL	SYMBOL*2	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Address set-up time (to CE↓)	tsac	tas		2			μs
OE hold time (from input data disable)	toooo	toes		2			μs
Input data set-up time (to CE↓)	tsipc	tos		2			μs
Address hold time (from CE1)	thea	tан		2			μs
Input data hold time (from CET)	тнско	toн		2			μs
Output data hold time (from OE1)	thoop	to≠		0		130	ns
Vrr set-up time (to CE↓)	tsvec	tvps		1			ms
Voor se-tup time (to $\overline{CE}\downarrow$)	tsvoc	tvcs		1			ms
Initial program puls width	twL1	tøw		0.95	1.0	1.05	ms
Additional program pulse width	tw.2	torw		2.85		78.75	ms
NMI high-voltage input set-up time (to CE↓)	tspc			2			μs
Data output time from OE↓	tocop	toe				150	ns

- 1. Voltage applied to P20/NMI pin
 - **2.** Symbol of the corresponding μ PD27C256A

READ OPERATION

AC CHARACTERISTICS (Ta = 25 ±5 °C, VP *1 = 12.5 V, Voo = 5 ±0.5 V, VP = Voor, Vss = 0 V)

PARAMETER	SYMBOL	SYMBOL*2	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Address data output time	tdaoo	tacc	CE = OE = V⊾			200	ns
Data output time from CE↓	tocoo	tcs	OE = Vil			200	ns
Data output time from OE↓	tocoo	to∈	ĈĒ = VL			75	ns
Data hold time (from OE1,CE1)*3	thcop	tD∓	CE = VIL of OE = VIL	0		60	ns
Data hold time (from address)	THAOD	tон	CE = OE = VIL	0			ns

- 1. Voltage applied to P20/NMI pin
 - 2. Symbol of the corresponding μ PD27C256A
 - 3. theorem is the time counted from when either \overline{OE} or \overline{CE} becomes Vm.

40

🖿 6427525 OO85944 55T 🎟

PROM Write Mode Timing





2. Do not allow Vrr to become +13 V or more including an overshoot.

PROM Read Mode Timing



41

8. PACKAGE INFORMATION

64PIN PLASTIC SHRINK DIP (750 mil)



NOTES

- Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- Item "K" to center of leads when formed parallel.

P64C-70-750A,C

ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.311 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50 20.10	0.020-0.004
F	0.9 MIN.	0.035 MIN.
G	3.2 ^{±0.3}	0.126 ^{±0 012}
н	0.51 MIN.	0.020 MIN.
L	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
κ	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
м	0.25-0.10	0.010-0.003
N	0.17	0.007

6427525 0085946 322 🔳

64 PIN PLASTIC QUIP





NOTE

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

· · · · · · · · · · · · · · · · · · ·	P64G0	
ITEM	MILLIMETERS	INCHES
A	41.5 ^{±8} .3	1.634-8868
С	16.5	0.650
н	0.50 ^{±0.10}	0.020=8.88
1	0.25	0.010
J	2.54 (T.P.)	0.100 (T.P.)
к	1.27 (T.P.)	0.050 (T.P.)
м	1.1=875	0.043=886
N	0.25-835	0.010±8885
P	4.0 ^{±0.3}	0.157±8813
s	3.6 ^{±0.1}	0.142 - 8.88
w	24.13 ^{±1.05}	0.950 ^{±0.042}
x	19.05 ^{±1.05}	0.750 ^{±0.042}

6427525 0085947269 🖿

64PIN CERAMIC SHRINK DIP (CERDIP) (WINDOW) (750 mil)







P64DW-70-750A1

NOTES

44

- Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.310 MAX.
в	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.46 ±0.05	0.018 ±0.002
F	0.8 MIN.	0.031 MIN.
G	3.5 ^{±03}	0.138 ±0.012
н	1.0 MIN.	0.039 MIN.
1	3.0	0.118
J	5.08 MAX.	0.200 MAX.
к	19.05 (T.P.)	0.750 (T.P.)
L	18.8	0.740
м	0.25 ±0.05	0.010 +0.002
N	0.25	0.01
S	¢7.62	ø0.300

🖿 6427525 0085948 lT5 🛲

64 PIN PLASTIC QFP (□14)



detail of lead end



NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

		P64GC-80-AB8-3
ITEM	MILLIMETERS	INCHES
A	17.6±0.4	0.693±0.016
В	14.0±0.2	0.551 +0.009
С	14.0±0.2	0.551±0.009
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
н	0.35±0.10	0.014+0.004
-	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
К	1.8±0.2	0.071±0.008
L	0.8±0.2	0.031 ^{+0.009}
Μ	0.15 ^{+0.10} -0.05	0.006+0.004
N	0.10	0.004
Ρ	2.55	0.100
Q	0.1±0.1	0.004±0.004
S	2.85 MAX.	0.112 MAX.

| 6427525 0085949 031 💻

45

- -

74 PIN PLASTIC OFP (20)



NOTE

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.

		S74GJ-100-5BJ-2
ITEM	MILLIMETERS	INCHES
A	23.2±0.4	0.913-0.017
B	20.0±0.2	0.787+0.009
С	20.0±0.2	0.787+0.009
D	23.2±0.4	0.913+0.017
F1	2.0	0.079
F2	1.0	0.039
Gı	2.0	0.079
G2	1.0	0.039
H	0.40±0.10	0.016+0.004
Ι	0.20	0.008
J	1.0 (T.P.)	0.039 (T.P.)
к	1.6±0.2	0.063±0.008
L	0.8±0.2	0.031+0.009
м	0.15+0.10	0.006+0.004
N	0.12	0.005
Р	3.7	0.146
۵	0.1±0.1	0.004±0.004
s	4.0 MAX.	0.158 MAX.

🖿 6427525 0085950 853 📟

Powered by ICminer.com Electronic-Library Service CopyRight 2003

46

68 PIN PLASTIC QFJ (950 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

		P68L-50A1-2
ITEM	MILLIMETERS	INCHES
A	25.2±0.2	0.992±0.008
В	24.20	0.953
С	24.20	0.953
D	25.2±0.2	0.992±0.008
5	1.94±0.15	0.076±0.007
F	0.6	0.024
G	4.4±0.2	0.173 20 009
н	2.8±0.2	0.110+0.009
I	0.9 MIN.	0.035 MIN.
J	3.4	0.134
к	1.27 (T.P.)	0.050 (T.P.)
м	0.40±1.0	0.016+0.004
N	0.12	0.005
Р	23.12±0.20	0.910+0.009
٩	0.15	0.006
т	R 0.8	R 0.031
U	0.20+0.10	0.008+0.004

6427525 OO85951 79T 📟

9. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended in the table below. For details of recommended soldering conditions for the surface mounting type, refer to the information document "Surface Mount Technology Manual" (IEI-1207).

For soldering methods and conditions other than those recommended below, contact our salesman.

Table 9-1 Surface Mounting Type Soldering Conditions

(1) µPD78P214GC-AB8 : 64-pin plastic QFP (□ 14mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230 °C, Duration: 30 sec. max. (at 210 °C or above) Number of times: Once Time limit: 2 days*1 (thereafter 16 hours prebaking required at 125°C)	IR30-162-1 *2
VPS	Package peak temperature: 215 °C, Duration: 40 sec. max. (at 200 °C or above) Number of times: Once Time limit: 2 days*1 (thereafter 16 hours prebaking required at 125 °C)	VP15-162-1 *2
Pin part heating	Pin part temperature: 300 °C max., Duration: 3 sec. max. (per device side)	

(2) µPD78P214GJ-5BJ : 74-pin plastic QFP (□ 20mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230 °C, Duration: 30 sec. max. (at 210 °C or above) Number of times: Once Time limit: 7 days*1 (thereafter 10 hours prebaking required at 125 °C)	IR30-107-1
VPS	Package peak temperature: 215 °C, Duration: 40 sec. max. (at 200 °C or above) Number of times: Once Time limit: 7 days*1 (thereafter 10 hours prebaking required at 125 °C)	VP15-107-1
Pin part heating	Pin part temperature: 300°C max. Duration: 3 sec. max. (per device side)	

(3) µPD78P214L : 68-pin plastic QFJ (🗆 950mil)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
VPS	Package peak temperature: 215 °C, Duration: 40 sec. max. (at 200 °C or above) Number of times: Once Time limit: 7 days*1 (thereafter 10 hours prebaking required at 125 °C)	VP15-107-1
Pin part heating	Pin part temperature: 300 °C max. Duration: 3 sec. max. (per device side)	

1. For the storage period after dry-pack decapsulation, storage conditions are max. 25 °C, 65% RH.

2. This condition is not applicable to the "K" specification product.

Note Use of more than one soldering method should be avoided (except in the case of pin part heating).

🖬 6427525 0085952 626 🎟

48

Table 9-2 Insert Type Soldering Conditions

μPD78P214CW: 64-pin plastic shrink DIP(750mil)μPD78P214DW: 64-pin ceramic shrink DIP (CERDIP)(with wundow)(750mil)μPD78P214GQ-36: 64-pin plastic QUIP

Soldering Method	Soldering Conditions
Wave soldering (lead part only)	Solder bath temperature: 260 °C max., Duration: 10 sec. max.
Pin part heating	Pin part temperature: 260 °C max., Duration: 10 sec. max.

Note Ensure that the application of wave soldering is limited to the lead part and no solder touches the main unit directly.

Notification -

A version of this product with improved recommended soldering conditions is available. For details (improvements such as infrared reflow peak temperature extension (235°C), number of times : twice, relaxation of time limit), contact NEC sales personnel.

· _ ·

×

APPENDIX. DEVELOPMENT TOOLS

The following development tools are available for system development using μ PD78P214.

For development tools manufactured by a third party, see the "78K/II Series Development Tools Selection Guide (EF-2)".

Hardware (1/2)

IE-78240-R-A	The IE-78240-R-A is a functionally enhanced version of the IE-78210-R and IE-78240-R, and is an in-circuit emulator for use with the entire µPD78214 series. It can be used when a PC-9800 series or IBM PC/AT™model is used as the host machine. The separately available screen debugger and device file are required, and in combination with these it is possible to perform debugging at the C language or structured assembly language source program level. More efficient debugging and program testing is possible through simultaneous data access and program fetch trace and C0 coverage functions, etc. If the user already has an IE-78210-R or IE-78240-R, this can be used in the same way as the IE- 78240-R-A by purchasing a separately available board (IE-78200-R-BK).
IE-78240-R IE-78210-R*	IE-78210-R and IE-78240-R are in-circuit emulators which can be used in common with the μ PD78214 series. Debugging is performed by connecting a host machine or a console. Connecting it to a host machine permits a symbolic debugging, object file transfer to a host machine, and efficient debugging. This tool incorporates RS-232-C serial interface for 2 channels, which enables connection to the PG-1500 PROM programmer. The IE-78240-R also executes the high-speed down loading of an object file and symbol file via Centronics I/F.
IE-78240-R-EM IE-78210-R-EM* IE-78200-R-EM IE-78200-R-BK	This board upgrades an in-circuit emulator for the 75X series and 78K series to the IE-78210-R, IE-78240-R or IE-78240-R-A. For details, refer to "System upgrade" described later.
EP-78210CW* EP-78240CW-R	This is an emulation probe for μ PD78P214CW. EP-78240CW-R is the same product as EP-78210CW except its longer cable length.
EP-78210GC* EP-78240GC-R	This is an emulation probe for μ PD78P214GC-AB8. It should be used together with EV-9200GC-64. EP-78240GC-R is the same product as EP-78210GC except its longer cable length.
EP-78210GJ*	This is an emulation probe for μ PD78P214GJ-5BJ. It should be used together with either EP-78210L, EP-78240LP-R or EV-9200G-74.
EP-78240GJ-R	This is an emulation probe for μ PD78P214GJ-5BJ. It should be used together with EV-9200G-74. Unlike the EP-78210GJ, this is an integral probe, allowing easy operation.
EP-78210GQ* EP-78240GQ-R	This is an emulation probe for μ PD78P214GQ-36. EP-78240GC-R is the same product as EP-78210GQ except its longer cable length.
EP-78210L* EP-78240LP-R	This is an emulation probe for μ PD78P214L. EP-78240LP-R is the same product as EP-78210L except its longer cable length.

• No longer manufactured.

Remarks The cables EP-78210GJ, EP-78210GC, EP-78240GC-R, EP-78240GJ-R are respectively provided with one piece of the socket EV-9200GC-74 or EV-9200GC-64.

50

🔳 6427525 0085954 4T9 🔳

 \star

Hardware (2/2)

EV-9200G-74	This is a socket mounted on the board of user system which is made for μ PD78P214GJ-5BJ. It should be used together with either EP-78210GJ or EP-78240GJ-R.
EV-9200GC-64	This is a socket mounted on the board of user system which is made for μ PD78P214GC-AB8. It should be used together with either EP-78210GC or EP-78240GC-R.
PG-1500	PROM programmer which enables a single-chip microcomputer with on-chip PROM to be programmed in stand-alone mode or by operations from a host machine by connection of the supplied board and separately available programmer adapter. Typical PROMs from 256K bits to 4M bits can also be programmed.
PA-78P214CW	This is a PROM programmer adapter for μ PD78P214CW/78P214DW, and should be used in combination with PG-1500, etc.
PA-78P214GC	This is a PROM programmer adapter for μ PD78P214GC-AB8 and should be used in combination with PG-1500, etc.
PA-78P214GJ	This is a PROM programmer adapter for μ PD78P214GJ-5BJ and should be used in combination with PG-1500, etc.
PA-78P214GQ	This is a PROM programmer adapter for μ PD78P214GQ-36 and should be used in combination with PG-1500, etc.
PA-78P214L	This is a PROM programmer adapter for μ PD78P214L and should be used in combination with PG-1500, etc.

* No longer manufactured.

Remarks EV-9200GC-74 or EV-9200GC-64 is available by the 5- piece set (ordered in units of a set).

🔲 6427525 OO85955 335 📟

۰.

Software

① Language Processing Software (1/2)

	A relocatable assembler package which can be used by the entire 78K/II series. Because it is a relocatable assembler with a macro function, development efficiency can be improved. A structured assembler which can describe explicitly the program control structure is also provided. Thus program productivity and maintainability can be improved.				
	Host Machine	os	Supply Medium	Ordering Code	
		MS-DOS™	8-inch 2D *1	μ\$5A1RA78K2	1
78K/II series	PC-9800 series	(Ver.3.30 to	5-inch 2HD	μ\$5A10RA78K2	
relocatable assembler (RA78K/II)	301103	Ver.5.00A*3>	3.5-inch 2HD	μS5A13RA78K2	
		PC DOS™	5-inch 2D *2	μ\$7B11RA78K2	
	IBM PC / AT	(Ver.3.1)	5-inch 2HC	μ\$7B10RA78K2	
		HP-UX™			_
	HP9000 series 300™	(rel.7.05B)		μS3H15RA78K2	7
	CRADKeteriesTH	Sun OS™	Cartridge tape		
	SPARKstation™	(rel.4.1.1)	(QIC-24)	μS3K15RA78K2	7
	EWS-4800 series™	EWS-UX/V™	-	001450 47040	
	(RISC)	(rei.4.0)		S3M15RA78K2	7
	A C compiler which can be used by the entire 78K/II series. Its language specification is compliant with ANSI, thus programs can be converted into ROM. It is provided with such functions as special function register manipulation, bit manipulation, variables using short direct addressing, interrupt control functions. Use of these function allows efficient programming and higher object efficiency to be achieved. It is also provided with start-up routine sample programs and standard function object libraries. Use of this compiler requires 78K/II series relocatable assembler (RA78K/II).				
	Host Machine	os	Supply Medium	Ordering Code	
78K/II series C compiler (CC78K/II)	PC-9800	MS-DOS (Ver.3.30 to	5-inch 2HD	μS5A10CC78K2	
	series	Ver.5.00A*3)	3.5-inch 2HD	μS5A13CC78K2	
		PC DOS	5-inch 2D +2	μS7B11CC78K2	
	IBM PC / AT	(Ver.3.1)	5-inch 2HC	μS7B10CC78K2	
	HP9000 series 300	HP-UX		μS3H15CC78K2	*
	SPARKstation	(rel.7.05B) Sun OS (rel.4.1.1)	Cartridge tap e (QIC-24)	μS3K15CC78K2	*
	EWS-4800 series (RISC)	EWS-UX/V (rel.4.0)		S3M15CC78K2	*

52

🔳 6427525 DD85956 271 📰

- No longer available for purchase with 8-inch 2D. 5-inch 2HD or 3.5-inch 2HD should be selected instead.
 If it has been purchased with 8-inch 2D, the 5-inch 2HD will be sent in the next version upgrade.
 - 2. The 5-inch 2D version is no longer sold. Please note that users who have previously purchased software in 5-inch 2D format will be sent future version upgrades in 5-inch 2HC format.
 - 3. The task swap function, which is provided with Ver.5.00/5.00A, is not available with this software.

① Language Processing Software (2/2)

	A source program of a library which belongs to the CC78K/II. Required to improve (to adapt more to the user specifications.) the library.				
	Host Machine	os	Supply Medium	Ordering Code	
	PC-9800	MS-DOS (Ver.3.30 to	5-inch 2HD	μS5A10CC78K2-L	
78K/II series C compiler	series	Ver.5.00A*)	3.5-inch 2HD	μS5A13CC78K2-L	
library source file	IBM PC / AT HP9000 series 300	PC DOS	5-inch 2HC	μS7B10CC78K2-L	
(CC78K/II-L)		(Ver.3.1)			
		HP-UX		µS3H15CC78K2-L	
		(rel.7.05B)			
	SPARKstation	Sun OS	Cartridge tape (QIC-24)	μS3K15CC78K2-L	
		(rel.4.1.1)			
	EWS-4800 series	EWS-UX/V		0014450070//0	
	(RISC)	(re).4.0)		μS3M15CC78K2-L	

• The task swap function, which is provided with Ver.5.00/5.00A, is not available with this software.

🖿 6427525 OO85957 LO8 페

 \star

★ _

 \star

2 In-Circuit Emulator Software

	Program which controls the 78K/II series in-circuit emulator. Used in conjunction					
	with the device file (DF78210). Using the IE-78240-R-A or an in-circuit emulator system-upgraded to equivalence					
	with the IE-78240-R-A					
	machine.					
	This software enables					
				written in C language,		
Screen debugger	structured assembly I					
(SD78K/II)	splitting for the simul	taneous display of	various kinds of inte	ormation.		
	Host Machine	OS	Supply Medium	Ordering Code		
	PC-9800	MS-DOS	5-inch 2HD	μS5A10SD78K2		
	series	(Ver.3.30 to	3.5-inch 2HD	µS5A13SD78K2		
		Ver.5.00A*1)				
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10SD78K2*2		
	Required to perform (PD78214 series del	bugging in conjunct	ion with the screen		
	debugger (SD78K/II).					
	Host Machine	os	Supply Medium	Ordering Code		
	nost machine	03	Supply Medicini			
Device file (DF78210)	PC-9800	MS-DOS	5-inch 2HD	μS5A10DF78210		
	series	(Ver.3.30 to				
		Ver.5.00A*1)	3.5-inch 2HD	μS5A13DF78210		
	IBM PC / AT	PC DOS	5-inch 2HC	μS7B10DF78210*2		
		(Ver.3.1)				
	A program which cor					
	command execution capability allows more efficient debugging.					
IE-78210-R	Host Machine	os	Supply Medium	Ordering Code		
IE-78210-R-EM		MS-DOS	8-inch 2D •3	µS5A1IE78210-P01		
control program (IE78210)	PC-9800	(Ver.3.30 to	5-inch 2HD	µS5A10IE78210-P01		
116192191	series	Ver.5.00A*1)	3.5-inch 2HD	μS5A13IE78210		
		PC DOS	5-inch 2D *4	μS7B11IE78210-P02		
	IBM PC / AT	(Ver.3.1)	5-inch 2HC	μS7B10IE78210		
	A program which cor		L			
	Its automatic comma					
	Host Machine	os	Supply Medium	Ordering Code		
IE-78240-R IE-78240-R-EM		MS-DOS	8-inch 2D *3	μ\$5A1IE78240		
control program	PC-9800	(Ver.3.30 to	5-inch 2HD	µS5A10IE78240		
(IE78240)	series	Ver.5.00A•1)	3.5-inch 2HD	μS5A13IE78240		
			5-inch 2D *4	μS7B11IE78240		
		PC DOS	5-Inch 20 **			

54

6427525 0085958 044

- 1. The task swap function, which is provided with Ver.5.00/5.00A, is not available with this software.
 - 2. Under development.
 - 3. No longer available for purchase with 8-inch 2D. 5-inch 2HD or 3.5-inch 2HD should be selected instead. If it has been purchased with 8-inch 2D, the 5-inch 2HD will be sent in the next version upgrade.
 - 4. The 5-inch 2D version is no longer sold. Please note that users who have previously purchased software in 5-inch 2D format will be sent future version upgrades in 5-inch 2HC format.

③ PROM Programmer Software

PG-1500 controller	Controls the PG-1500 on the host machine, with the PG-1500 and host machine connected via a serial or parallel interface.			
	Host Machine	OS	Supply Medium	Ordering Code
	PC-9800 series	MS-DOS (Ver.3.30 to	5-inch 2HD	μS5A10PG1500
		Ver.5.00A*1)	3.5-inch 2HD	μS5A13PG1500
	IBM PC / AT	PC DOS	5-inch 2D *2	μ\$7B11PG1500
		(Ver.3.1)	5-inch 2HC	μ\$7B10PG1500

- 1. The task swap function, which is provided with Ver.5.00/5.00A, is not available with this software.
 - 2. The 5-inch 2D version is no longer sold. Please note that users who have previously purchased software in 5-inch 2D format will be sent future version upgrades in 5-inch 2HC format.

System Upgrade from Another In-Circuit Emulator

Current Emulator	IE-Group No.	Boards to be Purchased	Remarks
IE-78230-R-A IE-78140-R	1	IE-78240-R-EM	-
IE-78240-R	2	IE-78200-R-BK	_
IE-78112-R*1 IE-78220-R*1 IE-78310-R*1 IE-78310A-R	3	IE-78200-R-BK IE-78240-R-EM*2	The high-speed download function cannot be used. If you also have an IE Group 1/2/4 in-circuit emulator, a system upgrading based on the IE Group 1/2/4 in-circuit emulator is recommended. If you also have an IE Group 1 in-circuit emulator, the IE- 78200-R-BK is not required (the IE Group 1 in-circuit emulator contains an IE-78200-R-BK and therefore this board can be used).
IE-75000-R IE-78000-R IE-78130-R IE-78230-R IE-78320-R*1 IE-78327-R IE-78330-R IE-78350-R IE-78500-R	4	IE-78200-R-BK IE-78240-R-EM	If you also have an IE Group 1, in-circuit emulator, the IE- 78200-R-BK is not required (the IE Group 1 in-circuit emulator contains an IE78200-R-BK, and therefore this board can be used).
IE-78210-R*1	5	IE-78200-R-BK	The high-speed download function cannot be used.

① System upgrade to IE-78240-R-A

• 1. No longer manufactured and not available for purchase.

2. When performing emulation of the μPD78214 series, if you have already the IE-78210-R-EM[•]1, the IE-78240-R-EM is not required.

🔲 6427525 0085960 7T2 📟

56

② System upgrade to IE-78240-R

Current Emulator	IE-Group No.	Boards to be Purchased	Remarks
IE-78112-R•1 IE-78210-R•1 IE-78220-R•1	1	IE-78240-R-EM*2	The high-speed download function cannot be used. If you also have an IE of Group 4, use of IE cabinet of Group 4 is recommended.
IE-78130-R IE-78230-R	2	IE-78240-R-EM	
IE-78310-R *1 IE-78310A-R	3	IE-78200-R-EM IE-78240-R-EM *2	The high-speed download function cannot be used. If you have an IE of Group 1, the IE-7800-R-EM is not required (the IE of Group 1 contains an IE-78200-R-EM and therefore this board can be used).
IE-75000-R IE-78000-R IE-78320-R*1 IE-78327-R IE-78330-R IE-78350-R IE-78600-R	4	IE-78200-R-EM IE-78240-R-EM	If you have an IE of Group 1, the IE-78200-R-EM is not required (the IE of Group 1 contains an IE-78200-R-EM, and therefore this board can be used).
IE-78140-R IE-78230-R-A	5	IE-78200-R-EM IE-78240-R-EM	A system upgrading to IE-78240-R-A equivalence is recom- mended.

• 1. No longer manufactured and not available for purchase.

2. When performing emulation of the μPD78214 series, if you have already the IE-78210-R-EM*1, the IE-78240-R-EM is not required.

③ System upgrade to IE-78210-R*1

Current Emulator	IE-Group No.	Boards to be Purchased	Remarks
IE-78112-R *1 IE-78220-R *1	1	IE-78210-R-EM *2	_
IE-78310-R*1 IE-78310A-R	2	IE-78200-R-EM IE-78210-R-EM•1	If you have an IE of Group 1, the IE-7800-R-EM is not required (the IE of Group 1 contains an IE-78200-R-EM and therefore this board can be used).
IE-75000-R IE-78000-R IE-78130-R IE-78140-R IE-78230-R IE-78230-R-A IE-78320-R*1 IE-78327-R IE-78320-R IE-78350-R IE-78350-R IE-78600-R	3	_	A system upgrading to IE-78210-R is not possible. A system upgrading to IE-78240-R is recommended.

- * 1. No longer manufactured and not available for purchase.
 - 2. IE-78210-R-EM no longer manufactured and not available for purchase. Therefore, if you do not have the IE-78210-R-EM, a system upgrade to IE-78240-R or IE-78240-R-A is recommended.

🛛 6427525 OO85961 639 🖿

 \star

Built-In Software

Fuzzy Inference Development Support System

	A program to support fuzzy knowledge data (fuzzy rules and membership function) input/editing and evaluation (simulation).				
Fuzzy knowledge	Host Machine	os	Supply Medium	Ordering Code	
data creation tool (FE9000)	PC-9800	MS-DOS	5-inch 2HD	μS5A10FE9000	
(FE9000)	series	(Ver.3.10 to Ver.3.30C)	3.5-inch 2HD	μS5A13FE9000	
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μ\$7B10FE9000	
	A program to convert data creation tool to a	•			
	Host Machine	os	Supply Medium	Ordering Code	
Translator (FT9080)	PC-9800	MS-DOS (Ver.3.10 to	5-inch 2HD	μS5A10FT9080	
	series	Ver.3.30C)	3.5-inch 2HD	μS5A13FT9080	
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10FT9080	
	A program to execute fuzzy inference. Executes fuzzy inference by linking with the fuzzy knowledge data converted by the translator.				
Fuzzy inference	Host Machine	os	Supply Medium	Ordering Code	
module (FI78k/II)	PC-9800 series	MS-DOS (Ver.3.10 to	5-inch 2HD	μS5A10FI78K2	
		(Ver.3.1018) Ver.3.30C)	3.5-inch 2HD	μS5A13FI78K2	
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10Fl78K2	
	A support software to evaluate and adjust the fuzzy knowledge data at the hardware level using an in-circuit emulator.				
Fuzzy debugger	Host Machine	OS	Supply Medium	Ordering Code	
(FD78K/II)◆	PC-9800 series	MS-DOS (Ver.3.10 to	5-inch 2HD	μS5A10FD78K2	
		(ver.3.10 to Ver.3.30C)	3.5-inch 2HD	μS5A13FD78K2	
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10FD78K2	

Under development

58

🖿 6427525 OO85962 575 🔳



59